PCIE-1812

250 kS/s, 16-bit, 8-ch, Simultaneous Sampling
Multi-function PCI Express Card
Copyright

This documentation and the software included with this product are copyrighted 2017 by Advantech Co., Ltd. All rights are reserved. Advantech Co., Ltd. reserves the right to make improvements in the products described in this manual at any time without notice.

No part of this manual may be reproduced, copied, translated or transmitted in any form or by any means without the prior written permission of Advantech Co., Ltd. Information provided in this manual is intended to be accurate and reliable. However, Advantech Co., Ltd. assumes no responsibility for its use, nor for any infringements of the rights of third parties which may result from its use.

Acknowledgments

Intel and Pentium are trademarks of Intel Corporation.
Microsoft Windows and MS-DOS are registered trademarks of Microsoft Corp.
All other product names or trademarks are properties of their respective owners.

Product Warranty (2 years)

Advantech warrants to you, the original purchaser, that each of its products will be free from defects in materials and workmanship for two years from the date of purchase.

This warranty does not apply to any products which have been repaired or altered by persons other than repair personnel authorized by Advantech, or which have been subject to misuse, abuse, accident or improper installation. Advantech assumes no liability under the terms of this warranty as a consequence of such events.

Because of Advantech's high quality-control standards and rigorous testing, most of our customers never need to use our repair service. If an Advantech product is defective, it will be repaired or replaced at no charge during the warranty period. For out-of-warranty repairs, you will be billed according to the cost of replacement materials, service time and freight. Consult your dealer for more details.

If you think you have a defective product, follow these steps:

1. Collect all the information about the problem encountered. (For example, CPU speed, Advantech products used, other hardware and software used, etc.) Note anything abnormal and list any onscreen messages you get when the problem occurs.
2. Call your dealer and describe the problem. Have your manual, product, and any helpful information readily available.
3. If your product is diagnosed as defective, obtain an RMA (return merchandise authorization) number from your dealer. This allows us to process your return more quickly.
4. Carefully pack the defective product, a fully-completed Repair and Replacement Order Card and a photocopy proof of purchase date (such as your sales receipt) in a shippable container. A product returned without proof of the purchase date is not eligible for warranty service.
5. Write the RMA number visibly on the outside of the package and ship it prepaid to your dealer.
CE

This product has passed the CE test for environmental specifications when shielded cables are used for external wiring. We recommend the use of shielded cables. This kind of cable is available from Advantech. Please contact your local supplier for ordering information.

Technical Support and Assistance

1. Visit the Advantech web site at http://support.advantech.com.tw/ where you can find the latest information about the product.
2. Contact your distributor, sales representative, or Advantech's customer service center for technical support if you need additional assistance. Have the following information ready before you call:
   – Product name and serial number
   – Description of your peripheral attachments
   – Description of your software (operating system, version, application software, etc.)
   – A complete description of the problem
   – The exact wording of any error messages

Packing List

Before setting up the system, check that the items listed below are included and in good condition. If any item does not accord with the table, Contact your dealer immediately.

- PCIE-1812 DA&C card
- Startup or User Manual
- Companion DVD-ROM with DAQNavi drivers included

Safety Precaution - Static Electricity

Follow these simple precautions to protect yourself from harm and the products from damage.

1. To avoid electrical shock, always disconnect the power from your PC chassis before you work on it. Don't touch any components on the CPU card or other cards while the PC is on.
2. Disconnect power before making any configuration changes. The sudden rush of power as you connect a jumper or install a card may damage sensitive electronic components.
Contents

Chapter 1  Introduction.................................................1

1.1 Features..........................................................................................2
1.2 Applications....................................................................................3
1.3 Installation Guide ...........................................................................3
   Figure 1.1 Installation Flow Chart..................................................4
1.4 Software Overview .........................................................................5
1.5 DAQNavi Device Driver Programming Roadmap ............................5
1.6 Accessories.....................................................................................6

Chapter 2  Installation.....................................................7

2.1 Unpacking .......................................................................................8
2.2 Driver Installation ..........................................................................9
   Figure 2.1 Setup Screen of Advantech Automation Software ....9
   Figure 2.2 Different Options for Driver Setup .............................10
2.3 Hardware Installation .....................................................................10
2.4 Device Setup & Configuration .....................................................11
   Figure 2.3 PCIE-1812 Device Settings ......................................11
   Figure 2.4 The Device Setting Page ..........................................12
   Figure 2.5 PCIE-1812 Device Testing .......................................12

Chapter 3  Signal Connections ..................................13

3.1 Overview .......................................................................................14
3.2 Switch and Jumper Settings..........................................................14
   Figure 3.1 Connector and Switch Locations ...............................14
   3.2.1 Board ID (SW1).....................................................................15
   Table 3.1: Board ID Setting (SW1) ............................................15
   3.2.2 Power On Configuration(JP1)...............................................15
   Table 3.2: Power on Configuration after Hot Reset (JP1) ......15
   3.3 Signal Connections ................................................................16
      Figure 3.2 100-pin I/O Connector Pin Assignments ............16
   3.3.1 I/O Connector Signal Description......................................17
      Table 3.3: I/O Connector Signal Descriptions ........................17
   3.3.2 Analog Input Connections ..................................................19
      Figure 3.3 Differential Input Channel Connections ............19
      Figure 3.4 Differential Input Channel Connection - Floating Signal Source ........................................20
      Figure 3.5 External Clock Source Connection.........................22
      Figure 3.6 External Digital Trigger Source Connection .......22
      Figure 3.7 External Analog Trigger Source Connection .......23
      Figure 3.8 Analog Output Connections....................................24
      Figure 3.9 External Clock Source Connection .......................25
      Figure 3.10 External Digital Trigger Source Connection .......25
   3.3.3 Digital Signal Connections ..................................................26
      Figure 3.11 Wet and Dry Contacts ..........................................26
      Figure 3.12 Wet Signal Connection of Digital Input ...............26
      Figure 3.13 Dry Signal Connection of Digital Input ...............26
      Figure 3.14 Digital Output Channel Connections ..................27
3.4 Field Wiring Considerations ...................................................27
Appendix A Specifications ................................................. 29
A.1 Function Block ............................................................. 30
A.2 Analog Input .............................................................. 31
A.3 Analog Output ............................................................ 32
A.4 Digital Input/Output ...................................................... 32
A.5 Counter/Timer .............................................................. 33
A.6 General ....................................................................... 33

Appendix B Operation Theory ........................................... 35
B.1 Analog Input Operation ................................................ 36
B.1.1 AI Hardware Structure ............................................. 36
B.1.2 Analog Input Ranges and Gains ................................. 36
   Table B.1: Gains and Analog Input Range ....................... 36
B.1.3 AI Trigger Modes .................................................... 37
B.1.4 AI CONV Clock Source ........................................... 39
B.1.5 AI Trigger Source .................................................... 40
   Table B.2: Analog Input Data Format ............................... 40
   Table B.3: Full Scale Values for Input Voltage Ranges ...... 40
B.2 PCIE-1812 Analog Output Operation ............................ 40
B.2.1 Analog Output Ranges .............................................. 41
B.2.2 Analog Output Operation Modes ............................... 41
B.2.3 AO Clock Sources .................................................. 42
B.2.4 AO Trigger Sources ................................................ 42
   Table B.4: Analog Output Data Format ......................... 42
   Table B.5: Full Scale Values for Output Voltage Ranges .... 42
B.3 Digital Input/Output Operation ..................................... 43
B.4 Counter Input and PWM Input/Output ............................ 43
Chapter 1

Introduction

This chapter introduces PCIE-1812 and its typical applications. Sections include:

- Features
- Applications
- Installation Guide
- Software Overview
- Roadmap
- Accessories
The PCIE-1812 is a 16-bit high-accuracy multi-function data acquisition PCI Express card which integrates 8-ch analog inputs, 2-ch analog outputs, 32-ch digital I/Os, and 4 encoder (or general purpose) counters.

- 16-bit AI conversion
- 16-bit AO conversion
- Digital input
- Digital output
- Encoder counter/Timer

PCIE-1812 is an advanced high-performance multifunction card based on the PCIe x1 Bus. With a large FIFO of 8K Sample, the maximum sampling rate of PCIE-1812 is up to 250 kS/s with 8 A/D converters simultaneously sampling on each channel. The PCIE-1812 has two 16-bit D/A output channels, 32 digital input/output channels, and four 32-bit Time/counter channels so that it can provide specific functions for different application requirements.

1.1 Features

- 8 differential simultaneous sampling analog inputs
- 16-bit AI converter, up to 250 kS/s sampling rate for each channel
- Start-, Delay to Start-, Delay to Stop-, Stop-event trigger capable
- Programmable gain for each input channel
- 8K onboard buffer for analog input and output
- Two independent 16-bit analog output channels with continuous waveform output function of maximum 3 MHz throughput rate
- Auto-Calibration for analog input and output channels
- 32 digital Input or output channels, TTL compatible
- Four 32-bit independent encoder (or general purpose) counters
- BoardID switch

PCIE-1812 offers the following main features:

**PCle-Bus Plug & Play**

The PCIE-1812 card uses a PCIe controller to interface the card to the PCI Express bus. The controller fully implements the PCI Express Base Specification v1.1. All configurations related to the bus, such as base address and interrupt assignment, are automatically controlled by software. No jumper or switch is required for user configuration.

**8 A/D Converters for Simultaneous Sampling**

PCIE-1812 card is capable of simultaneous sampling with dedicated A/D converter circuit for each analog input channel.

**Onboard Buffer Memory**

There are 8k sample buffers for AI and AO on PCIE-1812. This is an important feature for faster data transfer and more predictable performance under Windows systems.

**Onboard Programmable Encoder (or General Purpose) Counters**

The PCIE-1812 features four 32-bit encoder (or general purpose) counters to provide encoder input, encoder compare output, one shot output, PWM output, periodic interrupt output, time-delay output, and the measurement of frequency and pulse width.
BoardID Switch
The PCIE-1812 has a built-in DIP switch that helps define each card’s ID when multi-
ple PCIE-1812 cards have been installed on the same PC chassis. The BoardID set-
ting function is very useful when building a system with multiple PCIE-1812 cards.
With the correct BoardID settings, you can easily identify and access each card dur-
ing hardware configuration and software programming.

Note! For detailed specifications and operation theory of the PCIE-1812,
please refer to Appendices A and B.

1.2 Applications
- Transducer and sensor measurements
- Waveform acquisition and analysis
- Process control and monitoring
- Vibration and transient analysis

1.3 Installation Guide
Before you install your PCIE-1812 card, please make sure you have the following
necessary components:
- PCIE-1812 DA&C card
- PCIE-1812 User Manual
- Driver software Advantech DAQNavi software (included in the companion DVD-
ROM)
- Personal computer or workstation with a PCI Express interface (running
Windows 10, 8 and 7)
- Shielded Cable PCL-101100R (optional)
- Wiring Board ADAM-39100 (optional)

Other optional components are also available for enhanced operation:
- DAQ Navi, LabView or other 3rd-party software

After you get the necessary components and maybe some of the accessories for
enhanced operation of your multifunction card, you can then begin the installation
procedure. Figure 1.1 on the next page provides a concise flow chart to give you a
broad picture of the software and hardware installation procedures:
Install driver from DVD-ROM and turn off computer

Install hardware and turn on computer

Use driver utility to configure hardware

Use test utility to test hardware

Read examples & driver manual

Start writing your own application
1.4 Software Overview

Advantech offers a rich set of DLL drivers, third-party driver support, and application software to help fully exploit the functions of your PCIE-1812 card:

- Device Drivers (on the companion DVD-ROM)
- LabVIEW driver
- Advantech DAQNavi
- Datalogger

Programming Choices for DA&C Cards

You may use Advantech application software such as Advantech Device Drivers. On the other hand, advanced users can use register-level programming, although this is not recommended due to its laborious and time-consuming nature.

DAQNavi Software

Advantech DAQNavi software includes device drivers and SDK, which features a complete I/O function library to help boost your application performance. This software is included in the companion DVD-ROM at no extra charge and comes with all Advantech DA&C cards. The Advantech DAQNavi software for Windows XP/7/8 (desktop mode) works seamlessly with development tools such as Visual Studio .NET, Visual C++, Visual Basic and Borland Delphi.

1.5 DAQNavi Device Driver Programming Roadmap

This section will provide you a roadmap to demonstrate how to build an application from scratch using Advantech DAQNavi Device Driver with your favorite development tools such as Visual Studio .NET, Visual C++, Visual Basic, Delphi, and C++ Builder. The step-by-step instructions on how to build your own applications using each development tool is given in the Device Drivers Manual. A rich set of example source code is also provided for your reference.

Programming Tools

Programmers can develop application programs with their favorite development tools:

- Visual Studio .NET
- Visual C++ and Visual Basic
- Delphi
- C++ Builder

For instructions on how to begin programming work in each development tool, Advantech offers a Tutorial Chapter in the DAQNavi SDK Manual for your reference. Please refer to the corresponding sections in this chapter on the DAQNavi SDK Manual to begin your programming efforts. You can also look at the example source code provided for each programming tool; examples can help jump-start a project.

The DAQNavi SDK Manual can be found on the companion DVD-ROM. Alternatively, if you have already installed the Device Drivers on your system, The DAQNavi SDK Manual can be readily accessed through the Start button:

Start/Programs/Advantech Automation/DAQNavi/DAQNavi Manuals/DAQNavi SDK Manual

The example source code can be found under the corresponding installation folder such as the default installation path:

\Advantech\DAQNavi\Examples
For information about using other function groups or other development tools, please refer to the Using DAQNavi SDK chapter in the DAQNavi SDK Manual, or the video tutorials in the Advantech Navigator.

Programming with DAQNavi Device Drivers Function Library
Advantech DAQNavi Device Drivers offer a rich function library that can be utilized in various application programs. This function library consists of numerous APIs that support many development tools, such as Visual Studio .NET, Visual C++, Visual Basic, Delphi and C++ Builder.

According to their functions or services, APIs can be categorized into several function groups:
- Analog Input Function Group
- Analog Output Function Group
- Digital Input/Output Function Group
- Counter Function Group
- Port Function Group (direct I/O)
- Event Function Group

For the usage and parameters of each function, please refer to the Using DAQNavi SDK chapter in the DAQNavi SDK Manual.

Troubleshooting DAQNavi Device Drivers Error
Driver functions will return a status code when they are called to perform a certain task for the application. When a function returns a code that is not zero, it means the function has failed to perform its designated function. To troubleshoot the Device Drivers error, you can pass the error, you can check the error code and error description within the Error Control of each function in the DAQNavi SDK Manual.

1.6 Accessories
Advantech offers a complete set of accessory products to support the PCIE-1812 card. These accessories include:

Wiring Cables
- PCL-101100R-1E 100-pin SCSI (ribbon type) shielded cable, 1m
- PCL-101100R-2E 100-pin SCSI (ribbon type) shielded cable, 2m

Wiring Boards
- ADAM-39100-AE 100-pin DIN-rail SCSI wiring board
- PCLD-8813-AE 100-pin DIN-rail SCSI wiring board with isolation
Chapter 2

Installation

This chapter provides a packing item checklist, proper instructions for unpacking, and step-by-step procedures for both driver and card installation. Sections include:

- Unpacking
- Driver Installation
- Hardware Installation
- Device Setup & Configuration
2.1 Unpacking

After receiving your PCIE-1812 package, inspect the contents. The package should include the following items:

- PCIE-1812 card
- Companion DVD-ROM (Device Drivers included)
- Startup Manual

The PCIE-1812 card has certain electronic components vulnerable to electrostatic discharge (ESD). ESD can easily damage the integrated circuits and certain components if preventive measures are ignored.

Before removing the card from the antistatic plastic bag, you should take following precautions to ward off possible ESD damage:

- Touch the metal part of your computer chassis with your hand to discharge the static electricity accumulated on your body. Alternatively, one can also use a grounding strap.
- Touch the anti-static bag to a metal part of your computer chassis before opening the bag.
- Take hold of the card only by the metal bracket when removing it from the bag.

After taking out the card, you should first:

- Inspect the card for any possible signs of external damage (loose or damaged components, etc.). If the card is visibly damaged, please notify our service department or our local sales representative immediately. Do not install a damaged card into your system.

Also pay extra attention to the followings to ensure a proper installation:

- Avoid physical contact with materials that could hold static electricity such as plastic, vinyl and styrofoam.
- Whenever you handle the card, grasp it only by its edges. DO NOT TOUCH the exposed metal pins of the connector or the electronic components.

\textbf{Note!} Keep the anti-static bag for future use. You might need the original bag to store the card if you have to remove the card from a PC or transport it elsewhere.
2.2 **Driver Installation**

We recommend you install the driver *before* you install the PCIE-1812 card into your system, since this will guarantee a smooth installation process.

The Advantech DAQNavvi Device Drivers Setup program for the PCIE-1812 card is included in the companion DVD-ROM that is shipped with your DA&C card package. Please follow the steps below to install the driver software:

1. Insert the companion DVD-ROM into the DVD-ROM drive.
2. The Setup program should launch automatically if you have the autoplay function enabled on your system. When the Setup Program is launched, you will see the following Setup Screen.

**Note!** If the autoplay function is not enabled on your computer, use Windows Explorer or Windows Run command to execute autorun.exe on the companion DVD-ROM.

3. Select the Installation option.
4. Select the Legacy SDK and Drivers option to install.
5. Select the Individual Drivers option.
6. Select the PCIE series and the specific device then follow the installation instructions step by step to complete your device driver installation and setup.
7. Press the Back button and select the Windows SDK and Drivers and install the Advantech Navigator.

Figure 2.1 Setup Screen of Advantech Automation Software
2.3 Hardware Installation

**Note!** Make sure you have installed the driver first before you install the card (refer to 2.2 Driver Installation)

After the Device Drivers installation is completed, you can install the PCIE-1812 card in your computer. However, it is suggested that you refer to the computer’s user manual or related documentation if you have any doubts. Please follow the steps below to install the card in your system.

1. TURN OFF your computer and unplug the power cord and cables. Do this before installing or removing any components on the computer.
2. Remove the cover of your computer.
3. Remove the slot cover on the back panel of your computer.
4. Touch the metal part on the surface of your computer to neutralize any static electricity that might be on your body.
5. Insert the PCIE-1812 card into the PCI Express interface. Hold the card only by its edges and carefully align it with the slot. Insert the card firmly into place. Use of excessive force must be avoided; otherwise, the card might be damaged.
6. Connect appropriate accessories (100-pin SCSI shielded cable, wiring terminals, etc., if necessary) to the card.
7. Replace the cover of your computer chassis. Re-connect the cables you removed in step 1.
8. Plug in the power cord and turn on the computer.
After your card is properly installed on your system, you can now configure your device using the Advantech Navigator Program that has itself already been installed on your system during driver setup. A complete device installation procedure should include device setup, configuration and testing. The following sections will guide you through the Setup, Configuration and Testing of your device.

2.4 Device Setup & Configuration

The Advantech Navigator program is a utility that allows you to set up, configure and test your device, and later stores your settings on the system registry. These settings will be used when you call the APIs of Advantech Device Drivers. Take the following PCIE-1812 details as an example.

Setting Up the Device

1. To install the I/O device for your card, first run the Advantech Navigator program (by accessing Start/Programs/Advantech Automation/Navigator for DN4).
2. You can then view the device(s) already installed on your system (if any) in the Installed Devices list box. If the software and hardware installation are completed, you will see PCIE-1812 card in the Installed Devices list.

![Figure 2.3 PCIE-1812 Device Settings](image-url)
Configuring the Device

3. Please go to Device Setting to configure your device. Here you can configure not only the Analog Input/Output of PCIE-1812 but also Digital Input/Output.

![Figure 2.4 The Device Setting Page](image)

4. After your card is properly installed and configured, you can go to the Device Test page to test the hardware using the testing utility supplied.

![Figure 2.5 PCIE-1812 Device Testing](image)

For more detailed information, please refer to the DAQNavi SDK Manual or the User Interface Manual in the Advantech Navigator.
Chapter 3

Signal Connections

This chapter provides useful information about how to connect input and output signals to the PCIE-1812 card via the I/O connector.

Sections include:
- Overview
- Board ID Settings
- Signal Connections
- Field Wiring Considerations
3.1 Overview

Maintaining signal connections is one of the most important factors in ensuring that your application system is sending and receiving data correctly. A good signal connection can avoid unnecessary and costly damage to your PC and other hardware devices. This chapter provides useful information about how to connect input and output signals to the PCIE-1812 card via the I/O connector.

3.2 Switch and Jumper Settings

Please refer to Figure 3.1 for jumper and switch locations on PCIE-1812.

Figure 3.1 Connector and Switch Locations
3.2.1 Board ID (SW1)

The PCIE-1812 has a built-in DIP switch (SW1), which is used to define each card's board ID. When there are multiple cards on the same chassis, this board ID switch is used to set each card's device number.

After setting each PCIE-1812, you can identify each card in system with different device numbers. The default value of board ID is 0 and if you need to adjust it to other value, please set the SW1 by referring to Table 3.1.

<table>
<thead>
<tr>
<th>SW1</th>
<th>Position 1</th>
<th>Position 2</th>
<th>Position 3</th>
<th>Position 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>ON</td>
<td>ON</td>
<td>ON</td>
<td>ON</td>
</tr>
<tr>
<td>1</td>
<td>ON</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
</tr>
<tr>
<td>2</td>
<td>ON</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
</tr>
<tr>
<td>3</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
</tr>
<tr>
<td>4</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>ON</td>
</tr>
<tr>
<td>5</td>
<td>ON</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
</tr>
<tr>
<td>6</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>ON</td>
</tr>
<tr>
<td>7</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
</tr>
<tr>
<td>8</td>
<td>OFF</td>
<td>ON</td>
<td>ON</td>
<td>ON</td>
</tr>
<tr>
<td>9</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>ON</td>
</tr>
<tr>
<td>10</td>
<td>OFF</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
</tr>
<tr>
<td>11</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>ON</td>
</tr>
<tr>
<td>12</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
</tr>
<tr>
<td>13</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
</tr>
<tr>
<td>14</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
</tr>
<tr>
<td>15</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
</tr>
</tbody>
</table>

Default Setting is 0

3.2.2 Power On Configuration (JP1)

Default configuration after power on, and hardware reset is to set all the analog input and analog output channels to open status (output voltage equals zero) so that external devices will not be damaged when the system starts or resets. When the system is hot reset, then the status of isolated digital output channels are selected by jumper JP1. Table 3.2 shows the possible configurations of jumper JP1.

<table>
<thead>
<tr>
<th>JP1</th>
<th>Power on configuration after hot reset</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Keep same status as before reset</td>
</tr>
<tr>
<td>1</td>
<td>Default configuration (DO status low)</td>
</tr>
</tbody>
</table>

Table 3.2: Power on Configuration after Hot Reset (JP1)
3.3 Signal Connections

Pin Assignments

The I/O connector on the PCIE-1812 is a 100-pin connector that enables you to connect to accessories with the PCL-101100R shielded cable. Figure 3.2 shows the pin assignments for the 100-pin I/O connector on the PCIE-1812, and Table 3.3 shows its I/O connector signal description.

![Figure 3.2 100-pin I/O Connector Pin Assignments](image)
### 3.3.1 I/O Connector Signal Description

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Reference</th>
<th>Direction</th>
<th>Pin description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AI[15:0]+</td>
<td>AGND</td>
<td>Input</td>
<td>Positive terminal of AI Channels 0 to 15.</td>
</tr>
<tr>
<td>AI[15:0]-</td>
<td>AGND</td>
<td>Input</td>
<td>Negative terminal of AI Channels 0 to 15.</td>
</tr>
<tr>
<td>AGND</td>
<td>-</td>
<td>Input</td>
<td>Analog Ground. These pins are the bias current return point for differential measurement. The ground reference (AGND and DGND) are connected together on the PCIE-1812.</td>
</tr>
<tr>
<td>AO0_REF</td>
<td>AGND</td>
<td>Input</td>
<td>AO Channel 0/1 External Reference. This is the external reference input for the analog output channel 0/1.</td>
</tr>
<tr>
<td>AO1_REF</td>
<td>AGND</td>
<td>Input</td>
<td>AO Channel 0/1 External Reference. This is the external reference input for the analog output channel 0/1.</td>
</tr>
<tr>
<td>AO0_OUT</td>
<td>AGND</td>
<td>Output</td>
<td>AO Channels 0/1. This pin supplies the voltage output of analog output channel 0/1.</td>
</tr>
<tr>
<td>AO1_OUT</td>
<td>AGND</td>
<td>Output</td>
<td>AO Channels 0/1. This pin supplies the voltage output of analog output channel 0/1.</td>
</tr>
<tr>
<td>ATRG0</td>
<td>AGND</td>
<td>Input</td>
<td>Analog Threshold Trigger. These pins are the analog input threshold trigger input.</td>
</tr>
<tr>
<td>ATRG1</td>
<td>AGND</td>
<td>Input</td>
<td>Analog Threshold Trigger. These pins are the analog input threshold trigger input.</td>
</tr>
<tr>
<td>DTRG0</td>
<td>DGND</td>
<td>Input</td>
<td>Digital Trigger. These pins are the digital input. The left pins are used to start or stop a data acquisition. Analog Threshold Trigger and Digital Trigger are used to execute a specific data acquisition mode – an acquisition which consists of one or more scans. And then a data acquisition behavior needs a stop trigger signal while the pin is used to stop function. The active edge of the start and stop function could be programmed to be rising or falling.</td>
</tr>
<tr>
<td>DTRG1</td>
<td>DGND</td>
<td>Input</td>
<td>Digital Trigger. These pins are the digital input. The left pins are used to start or stop a data acquisition. Analog Threshold Trigger and Digital Trigger are used to execute a specific data acquisition mode – an acquisition which consists of one or more scans. And then a data acquisition behavior needs a stop trigger signal while the pin is used to stop function. The active edge of the start and stop function could be programmed to be rising or falling.</td>
</tr>
<tr>
<td>AI_CONV</td>
<td>DGND</td>
<td>Input</td>
<td>AI Conversion Clock. This pin is to initiate a single AI conversion.</td>
</tr>
<tr>
<td>AO_CONV</td>
<td>DGND</td>
<td>Input</td>
<td>AO Convert Clock. This pin is to initiate AO conversion. Each sample updates the output of all of the DACs. You can specify an internal or external source for AO Convert Clock.</td>
</tr>
<tr>
<td>RSV</td>
<td>-</td>
<td>-</td>
<td>Reserved Pin. Do not use reserved pin.</td>
</tr>
<tr>
<td>DIO[31:0]</td>
<td>DGND</td>
<td>Input/Output</td>
<td>Digital Input/Output Channel [31:0]. These pins are digital input/output which could be configured as general purpose digital inputs or outputs.</td>
</tr>
<tr>
<td>DGND</td>
<td>-</td>
<td>-</td>
<td>Digital Ground. This pin supplies the reference for the digital channels at the I/O connector as well as the +5V and +12V DC supply. The ground references (AGND and DGND) are connected together on the PCIE-1812.</td>
</tr>
<tr>
<td>CNT[3:0]_CLK/A</td>
<td>DGND</td>
<td>Input</td>
<td>Counter [3:0] External Clock Input/Encoder Counter A Input. The clock input of counters can be either external (up to 10MHz) or internal (20MHz), as set by software.</td>
</tr>
<tr>
<td>CNT[3:0]_SCLK/L</td>
<td>DGND</td>
<td>Input</td>
<td>Counter [3:0] Sample Clock Input/Encoder Counter Latch Input.</td>
</tr>
</tbody>
</table>
### Table 3.3: I/O Connector Signal Descriptions

| +12V  | DGND  | Output | **+12V DC Source.** This pin is +12V DC power supply for external use. (0.1A maximum) |
| +5V   | DGND  | Output | **+5V DC Source.** This pin is +5V DC power supply for external use. (0.3A maximum) |
3.3.2 Analog Input Connections

PCIE-1812 supports 8 differential analog inputs.

**Differential Channel Connections**

The differential input channels operate with two signal wires for each channel, and the voltage difference between both signal wires is measured.

If one side of the signal source is connected to a local ground, the signal source is ground-referenced. Therefore, the ground of the signal source and the ground of the card will not be exactly the same voltage. The difference between the ground voltages forms a common-mode voltage (Vcm).

To avoid the ground loop noise effect caused by common-mode voltages, you can connect the signal ground to the Low input. Figure 3-3 shows a differential channel connection between a ground reference signal source and an input channel on the PCIE-1812. With this connection, the PGIA rejects a common-mode voltage Vcm between the signal source and the PCIE-1812 ground, shown as Vcm in Figure 3-4.

![Figure 3.3 Differential Input Channel Connections](image-url)
If a floating signal source is connected to the differential input channel, the signal source might exceed the common-mode signal range of the PGIA, and the PGIA will be saturated with erroneous voltage-readings. You must therefore reference the signal source against the AGND.

Figure 3-4 shows a differential channel connection between a floating signal source and an input channel on the PCI-1816/1816H. In this figure, each side of the floating signal source is connected through a resistor to the AGND. This connection can reject the common-mode voltage between the signal source and the PCI-1816/1816H ground.

![Figure 3.4 Differential Input Channel Connection - Floating Signal Source](image-url)
However, this connection has the disadvantage of loading the source down with the series combination (sum) of the two resistors. For \( r_a \) and \( r_b \), for example, if the input impedance \( r_s \) is 1\,k\,\Omega, and each of the two resistors is 100\,k\,\Omega, then the resistors load down the signal source with 200 \,\Omega (100 \,\Omega + 100 \,\Omega), resulting in a -0.5\% gain error. The following gives a simplified representation of the circuit and calculating process.

![Circuit Diagram]

**AI Sample Clock Sources Connections**

**Internal AI Sample Clock**

The internal AI sample clock uses a 100 MHz time base. Conversions start on the rising edge of the counter output. You can use software to specify the clock source as internal and the sampling frequency to pace the operation. The minimum frequency is 0.024 \,S/s, the maximum frequency is 250 \,KS/s. According to the sampling theory (Nyquist Theorem), you must specify a frequency that is at least twice as fast as the input’s highest frequency component to achieve a valid sampling. For example, to accurately sample a 20 kHz signal, you have to specify a sampling frequency of at least 40 kHz. This consideration can avoid an error condition often known as aliasing, in which high frequency input components appear erroneously as lower frequencies when sampling.
External AI Sample Clock
The external AI sample clock is useful when you want to pace acquisitions at rates not available with the internal AI sample clock, or when you want to pace at uneven intervals. Connect an external AI sample clock to screw terminal AI_CLK on the screw terminal board. Conversions will start on the rising edge of the external AI sample clock input signal. You can use software to specify the clock source as external. The sampling frequency is always limited to a maximum of 10 MHz for the external AI sample clock input signal.

![Figure 3.5 External Clock Source Connection](image)

Trigger Sources Connections
External Digital (TTL) Trigger
For analog input operations, an external digital trigger event occurs when the PCIE-1812 detects either a rising or falling edge on the External AI TTL trigger input signal from screw terminal DTRG0 and DTRG1 on the screw terminal board. The trigger signal is TTL-compatible.

![Figure 3.6 External Digital Trigger Source Connection](image)
Analog Threshold Trigger

For analog input operations, an analog trigger event occurs when the PCIE-1812 detects a transition from above a threshold level to below a threshold level (falling edge), or a transition from below a threshold level to above a threshold level (rising edge). User should connect analog signal from an external device or analog output channel on board to external input signal ATRG0 and ATRG1. On the PCIE-1812, the threshold level is set using a dedicated 16-bit DAC. By software, you can program the threshold level by writing a voltage value to this DAC; this value can range from -10V to +10V.

![Figure 3.7 External Analog Trigger Source Connection](image)

Analog Output Connection

The PCIE-1812 provides two AO output channels. You can use the internal precision -5 V or -10 V reference to generate 0 to +5 V or 0 to +10 V AO output. Use an external reference for other AO output ranges. The maximum reference input voltage is ±10 V and maximum output scaling is ±10 V. Loading current for AO outputs should not exceed 5 mA.

Figure 3.8 shows how to make analog output and external reference input connections on the PCIE-1812.
Figure 3.8 Analog Output Connections
AO Sample Clock Sources Connections

Internal AO Output Clock
The internal AO output clock applies a 100MHz time base divided by a 32-bit counter. Conversions start on the rising edges of counter output. Through software, user can specify the clock source and clock frequency to pace the analog output operation. The maximum frequency is 3.030303MS/s.

External AO Output Clock
The external AO output clock is useful when you want to pace analog output operations at rates not available with the internal AO output clock, or when you want to pace at uneven intervals. Connect an external AO output clock to the pin and then the conversions will start on input signal's rising edge. You can use software to specify the clock source as external. The maximum input clock frequency is 3MS/s.

External Digital (TTL) Trigger
The PCIE-1812 supports external digital (TTL) trigger to activate AO conversions for continuous output mode. An external digital trigger event occurs when the PCIE-1812 detects either a rising or falling edge on the External AO TTL trigger input signal from the pin of connector. User can define the type of trigger source as rising-edge or falling-edge by software. The trigger signal is TTL-compatible.
3.3.3 Digital Signal Connections

The PCIE-1812 has 32 digital input/output channels and they can be configured as input or output channels. The digital I/O levels are TTL compatible.

**Digital Input Connections**

Each digital input channel accepts either dry contact or 0 ~ 5 V_{DC} wet contact inputs. Dry contact capability allows the channel to respond to change in external circuit when no voltage exists.

![Figure 3.11 Wet and Dry Contacts](image1)

![Figure 3.12 Wet Signal Connection of Digital Input](image2)

![Figure 3.13 Dry Signal Connection of Digital Input](image3)
Digital Output Connections
PCIE-1812 also has TTL digital output.

![Digital Output Channel Connections](image)

Figure 3.14 Digital Output Channel Connections

3.4 Field Wiring Considerations

When you use PCIE-1812 cards to acquire data from outside, noises in the environment might significantly affect the accuracy of your measurements if due cautions are not taken. The following measures will be helpful to reduce possible interference running signal wires between signal sources and the PCIE-1812 card.

- The signal cables must be kept away from strong electromagnetic sources such as power lines, large electric motors, circuit breakers or welding machines, since they may cause strong electromagnetic interference. Keep the analog signal cables away from any video monitor, since it can significantly affect a data acquisition system.

- If the cable travels through an area with significant electromagnetic interference, you should adopt individually shielded, twisted-pair wires as the analog input cable. This type of cable has its signal wires twisted together and shielded with a metal mesh. The metal mesh should only be connected to one point at the signal source ground.

- Avoid running the signal cables through any conduit that might have power lines in it.

- If you have to place your signal cable parallel to a power line that has a high voltage or high current running through it, try to keep a safe distance between them. Alternatively, you can place the signal cable at a right angle to the power line to minimize the undesirable effect.

- The signals transmitted on the cable will be directly affected by the quality of the cable. In order to ensure better signal quality, we recommend that you use PCL-101100R shielded cable.
A.1 Function Block
## A.2 Analog Input

<table>
<thead>
<tr>
<th>Channels</th>
<th>8 differential</th>
</tr>
</thead>
<tbody>
<tr>
<td>Resolution</td>
<td>16-bit</td>
</tr>
<tr>
<td>Build-in memory</td>
<td>8K samples</td>
</tr>
<tr>
<td>Sampling Rate</td>
<td>250 KS/s for each channel</td>
</tr>
</tbody>
</table>

### Input Range and Gain List

<table>
<thead>
<tr>
<th>Gain</th>
<th>0.5</th>
<th>1</th>
<th>2</th>
<th>4</th>
<th>8</th>
</tr>
</thead>
<tbody>
<tr>
<td>Unipolar</td>
<td>NA</td>
<td>0~10</td>
<td>0~5</td>
<td>0~2.5</td>
<td>0~1.25</td>
</tr>
<tr>
<td>Bipolar</td>
<td>±10</td>
<td>±5</td>
<td>±2.5</td>
<td>±1.25</td>
<td>±0.625</td>
</tr>
</tbody>
</table>

### Drift

<table>
<thead>
<tr>
<th>Gain</th>
<th>0.5</th>
<th>1</th>
<th>2</th>
<th>4</th>
<th>8</th>
</tr>
</thead>
<tbody>
<tr>
<td>Zero</td>
<td>25 ppm/°C</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Span</td>
<td>15 ppm/°C</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Input Signal Band Width (-3dB)

<table>
<thead>
<tr>
<th>Gain</th>
<th>0.5</th>
<th>1</th>
<th>2</th>
<th>4</th>
<th>8</th>
</tr>
</thead>
<tbody>
<tr>
<td>BW (MHz)</td>
<td>1</td>
<td>1.6</td>
<td>1.2</td>
<td>1.2</td>
<td>1.2</td>
</tr>
</tbody>
</table>

### Max. Input Voltage

± 11 V

### Input Impedance

100 GΩ / 350pF

### Sampling Mode

Software or external

### Trigger Mode

Start trigger, Delay to Start trigger, Stop trigger, Delay to Stop trigger

### Accuracy

#### DC

<table>
<thead>
<tr>
<th>Gain</th>
<th>0.5</th>
<th>1</th>
<th>2</th>
<th>4</th>
<th>8</th>
</tr>
</thead>
<tbody>
<tr>
<td>INLE: ± 2 LSB (Under manual adjustment)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DNLE: ± 1 LSB (Under manual adjustment)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Offset error: Adjustable to zero</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Gain Error (%FSR)</td>
<td>0.01</td>
<td>0.01</td>
<td>0.01</td>
<td>0.01</td>
<td>0.01</td>
</tr>
</tbody>
</table>

#### AC

| SINAD: 84 dB |
| ENOB: 13.7 bits |

### External Digital Trigger

Low: 1.5V max.; High: 3.5V min.

Min. pulse width: 50 ns

### External Analog Trigger

Range: -10V ~ +10V

Resolution: 16-bit (0.3mV/step)
A.3 Analog Output

<table>
<thead>
<tr>
<th>Channels</th>
<th>2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Resolution</td>
<td>16-bit</td>
</tr>
<tr>
<td>Memory Size</td>
<td>8K samples</td>
</tr>
<tr>
<td>Update Rate</td>
<td>3 MS/s</td>
</tr>
</tbody>
</table>
| Output Range  | Internal Reference: 0V~5V, 0V~10V, ±5V, ±10V
|               | External Reference: 0V~xV, -xV~+xV (10 ≤ x ≤ 10) |
| Accuracy      | Relative ±1 LSB
|               | Differential Non-Linearity ±1 LSB (monotonic) |
| Slew Rate     | 20 V/us    |
| Gain Error    | Adjustable to zero |
| Drift         | 30 ppm/°C  |
| Driving Capability | 5 mA     |
| Update Mode   | static update, waveform |
| Output Impedance | max. 0.1 Ω |

A.4 Digital Input/Output

<table>
<thead>
<tr>
<th>Channels</th>
<th>32 (shared)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Voltage</td>
<td></td>
</tr>
<tr>
<td>Low</td>
<td>1.5 V max.</td>
</tr>
<tr>
<td>High</td>
<td>3.5 V min.</td>
</tr>
<tr>
<td>Output Voltage</td>
<td></td>
</tr>
<tr>
<td>Low</td>
<td>0.5 V max.@ +20 mA (sink)</td>
</tr>
<tr>
<td>High</td>
<td>4.5 V min.@ -20 mA (source)</td>
</tr>
<tr>
<td>Input Load</td>
<td>50KΩ pull-high resistor connect to 5V</td>
</tr>
</tbody>
</table>
| Digital Input Filter | 1.28 us, 10.24 us, 163.84 us, or 1.31 ms
|               | (Each channel individually enable/disable) |
| Interrupt     | DI interrupt (rising, falling, or both edge), DI status change detect, DI pattern match detect (4 ports independently) |
### A.5 Counter/Timer

<table>
<thead>
<tr>
<th>Channels</th>
<th>4 channels (independent)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Resolution</td>
<td>32-bit</td>
</tr>
<tr>
<td>Digital Input Filter</td>
<td>1.28 us, 10.24 us, 163.84 us, or 1.31 ms (Each channel individually enable/disable)</td>
</tr>
<tr>
<td>Counter Measurements</td>
<td>Event counting, frequency measurement, pulse width measurement</td>
</tr>
<tr>
<td>Position Measurements</td>
<td>Quadrature encoding (X1, X2, and X4; Channel Z reload), two pulse encoding, signed pulse encoding</td>
</tr>
<tr>
<td>Output Applications</td>
<td>One shot, timer/pulse, pulse width modulation, position comparison</td>
</tr>
<tr>
<td>Compatibility</td>
<td>TTL level</td>
</tr>
<tr>
<td>Base Clock</td>
<td>Internal 20MHz or external clock (10 MHz max.). Selected by software</td>
</tr>
<tr>
<td>Output Frequency</td>
<td>Max. 10MHz</td>
</tr>
<tr>
<td>Clock Input</td>
<td>Low 1.5 V max.</td>
</tr>
<tr>
<td></td>
<td>High 3.5 V min.</td>
</tr>
<tr>
<td>Gate Input</td>
<td>Low 1.5 V max.</td>
</tr>
<tr>
<td></td>
<td>High 3.5 V min.</td>
</tr>
<tr>
<td>Counter Output</td>
<td>Low 0.5 V max. @+15mA</td>
</tr>
<tr>
<td></td>
<td>High 4.5 V min. @-15mA</td>
</tr>
<tr>
<td>Error in Advanced Functions</td>
<td>0.1% when input signal frequency ≥ 20KHz</td>
</tr>
<tr>
<td></td>
<td>0.1% when input signal frequency ≥ 20KHz</td>
</tr>
<tr>
<td></td>
<td>within 2% when output frequency &gt; 20Hz</td>
</tr>
<tr>
<td></td>
<td>within 2% when output frequency &gt; 20Hz</td>
</tr>
</tbody>
</table>

**Note!** When performing advanced functions, like frequency measurement and pulse output, there will be errors. And the error will vary depending on the parameter selections and the OS performance.

### A.6 General

<table>
<thead>
<tr>
<th>I/O Connector Type</th>
<th>100-pin SCSI female</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dimensions</td>
<td>167 x 100 mm</td>
</tr>
<tr>
<td>Power Consumption</td>
<td>Typical 3.3 V @ 200 mA, 12 V @ 310 mA</td>
</tr>
<tr>
<td></td>
<td>Max. 3.3 V @ 450 mA, 12 V @ 650 mA</td>
</tr>
<tr>
<td>Temperature</td>
<td>Operating 0<del>60°C (32</del>140°F)</td>
</tr>
<tr>
<td></td>
<td>Storage -40 ~ 70°C (-40 ~ 158°F)</td>
</tr>
<tr>
<td>Relative Humidity</td>
<td>Operating 5~85%RH non-condensing</td>
</tr>
<tr>
<td></td>
<td>Storage 5~95%RH non-condensing</td>
</tr>
<tr>
<td>Certifications</td>
<td>CE/FCC certified</td>
</tr>
</tbody>
</table>
B.1 Analog Input Operation

This section describes the following features of analog input operation theory that can help you realize how to configure the functions and parameters to match various applications.

- AI Hardware Structure
- Analog input ranges and gains
- Analog data acquisition mechanism
- Analog input acquisition modes
- AI SCAN/CONV clock source
- AI trigger sources
- Analog input data format

B.1.1 AI Hardware Structure

The AI conversion hardware structure includes four major parts:

- **PGIA** (Programmable Gain Instrument Amplifier) rectifies the input range and amplify/alleviate input signal to match the input range of A/ D converter.
- **AI converter** conceives the rectified voltage from PGIA and transfers it into the corresponding digital data format.
- **Trigger/Clock control logic** enables/disables the whole process and determines acquisition timing interval.

![AI Conversion Hardware Structure](image)

B.1.2 Analog Input Ranges and Gains

The PCIE-1812 can measure both unipolar and bipolar analog input signals. A unipolar signal can range from 0 to 10 V FSR (Full Scale Range), while a bipolar signal extends within ±10 V FSR. The PCIE-1812 provides various programmable gain levels and each channel is allowed to set its own input range individually. Table B.1 lists the effective ranges supported by the PCIE-1812 with gains.

<table>
<thead>
<tr>
<th>Gain</th>
<th>Unipolar Analog Input Range</th>
<th>Bipolar Analog Input Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.5</td>
<td>N/A</td>
<td>±10 V</td>
</tr>
<tr>
<td>1</td>
<td>0 ~ 10 V</td>
<td>±5 V</td>
</tr>
<tr>
<td>2</td>
<td>0 ~ 5 V</td>
<td>±2.5 V</td>
</tr>
<tr>
<td>4</td>
<td>0 ~ 2.5 V</td>
<td>±1.25 V</td>
</tr>
<tr>
<td>8</td>
<td>0 ~ 1.25 V</td>
<td>±0.625 V</td>
</tr>
</tbody>
</table>

For each channel, choose the gain level providing the most optimal range that can accommodate the signal range you want to measure.
B.1.3 Al Trigger Modes

The PCIE-1812 supports four trigger modes and pause function. User can start or stop the operation by trigger mode selection. An extra 24-bit counter is dedicated to delay-trigger mode and about-trigger mode. Figure shows the four different trigger modes.

- **Start Trigger Acquisition Mode**
  Start trigger acquisition starts when the PCIE-1812 detects the trigger event and stops when you stop the operation. The CONV CLKs before Trigger will be blocked out. You can set post-trigger acquisition mode by software.
Delay to Start Trigger Acquisition Mode
In delay to start trigger mode, data acquisition will be activated after a preset delay number of CONV CLKs has been taken after the trigger event. User can set the delay number of CONV CLKs by a 24-bit counter. Delay to start trigger acquisition starts when the PCIE-1812 detects the trigger event and stops when you stop the operation.

Delay to Stop Trigger Acquisition Mode
If you want to acquire data after a specific trigger event occurs, then you can take advantage of the delay to stop trigger mode. First designate the size of the allocated memory and the amount of samples to be snatched after the trigger event happens. The about trigger acquisition starts when the first CONV CLK signal comes in. Once a trigger event happens, the on-going data acquisition will continue until the designated amount of CONV CLKs have been reached. When the PCIE-1812 detects the selected about-trigger event, the card keeps acquiring the preset number of samples, and keeps them on the buffer.

Stop Trigger Acquisition Mode
Stop trigger mode is a particular application of about-trigger mode. Use pre-trigger acquisition mode when you want to acquire data before a specific trigger event occurs. Stop-trigger acquisition starts when you start the operation and stops when the trigger event happens.
B.1.4 **AI CONV Clock Source**

The PCIE-1812 can adopt both internal and external clock sources to accomplish pacer acquisition. You can set the clock and trigger sources conveniently by software. The figure can help you understand the routing route of clock and trigger generation.

**CONV Clock**
- Internal AI CONV clock derived from 32-bit divider
- External AI CONV clock from terminal board

- **Internal AI CONV Clock**
  The internal AI CONV clock applies 100 MHz time base accompanied with 32-bit divider. The maximum frequency is 250 KS/s. According to the sampling theory (Nyquist Theorem), you must specify a frequency that is at least twice as fast as the input's highest frequency component to achieve a valid sampling. For example, to accurately sample a 20 kHz signal, you have to specify a sampling frequency of at least 40 kHz. This consideration can avoid an error condition often know as aliasing, in which high frequency input components appear erroneously as lower frequencies when sampling.

- **External AI CONV Clock**
  The external AI CONV Clock is convenient in uneven sampling internal. AI conversion will start by each arriving rising edge. The sampling frequency is always limited to a maximum of 250 KHz.
B.1.5 **AI Trigger Source**

The PCIE-1812 supports the following trigger sources for start, delay to start, delay to stop, stop trigger acquisition modes:

- External digital (TTL) trigger
- Analog threshold trigger

With PCIE-1812, user can also define the type of trigger source as rising-edge or falling-edge. These following sections describe these trigger sources in more detail.

- **External Digital (TTL) Trigger**
  For analog input operations, an external digital trigger event occurs when the PCIE-1812 detects either a rising or falling edge on the External AI TTL trigger input. The trigger signal is TTL compatible.

- **Analog Threshold Trigger**
  For analog input operations, an analog trigger event occurs when the PCIE-1812 detects a transition from above a threshold level to below a threshold level (falling edge), or a transition from below a threshold level to above a threshold level (rising edge). User should connect analog signals from external device or analog output channel on board to external input signal ATRG0/1. On the PCIE-1812, the threshold level is set using a dedicated 16-bit DAC. By software, you can program the threshold level by writing a voltage value to this DAC; this value can range from -10 V to +10 V.

<table>
<thead>
<tr>
<th>Table B.2: Analog Input Data Format</th>
</tr>
</thead>
<tbody>
<tr>
<td>AI Code</td>
</tr>
<tr>
<td>---------</td>
</tr>
<tr>
<td>0000 h</td>
</tr>
<tr>
<td>7FFF h</td>
</tr>
<tr>
<td>8000 h</td>
</tr>
<tr>
<td>FFFF h</td>
</tr>
<tr>
<td>1 LSB</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Table B.3: Full Scale Values for Input Voltage Ranges</th>
</tr>
</thead>
<tbody>
<tr>
<td>Gain</td>
</tr>
<tr>
<td>-------</td>
</tr>
<tr>
<td>0.5</td>
</tr>
<tr>
<td>1</td>
</tr>
<tr>
<td>2</td>
</tr>
<tr>
<td>4</td>
</tr>
<tr>
<td>8</td>
</tr>
</tbody>
</table>

B.2 **PCIE-1812 Analog Output Operation**

The PCIE-1812 card provides two 16-bit multi-range analog output (D/ A) channels. This section describes the following features:

- Analog output ranges
- Analog output operation modes
- Synchronous Analog output waveform
- AO clock sources
- AO Trigger sources
- Analog Output Data Format
B.2.1 Analog Output Ranges

The PCIE-1812 provides two 16-bit analog output channels, both of which can be configured internally to be applicable within 0 ~ 5 V, 0 ~ 10 V, ± 5 V, ± 10 V output voltage range. Otherwise, users can use external reference voltage to apply 0 ~ x V or ± x V output range, where the value x is from -10 to +10. Users can configure the output range during driver installation or in software programming.

B.2.2 Analog Output Operation Modes

- **Single Value Operation Mode**
  The single value conversion mode is the simplest way for analog output operation. Users can set the mode of each channel individually. Then users just need to use software to write output data to specific register. The analog output channels will output the corresponding voltage immediately. In the single value operation mode, users need not set any clock source and trigger source, but only output voltage range.

- **Waveform Mode**
  In waveform mode, all AO channels can change output voltage at the same time. Users can accurately control the update rate (up to 3 MS/s) between conversions of individual analog output channels, and takes full advantage of the PCIE-1812. In this mode you can specify a clock and trigger source and either of the two analog output channels to work in this mode.

Before operating in this mode, users need to set the clock and trigger source first, and then generate the output data stored in the memory buffers of host PC. The host computer then transfers those data to the DACs' buffers on PCIE-1812. When PCIE-1812 detects a trigger, it outputs the values stored in its buffer. When the buffer’s storage decreases, the card sends an interrupt request to the host PC which in turn sends samples to the buffer. This output operation will repeat until either all the data is sent from the buffers or until you stop the operation. If the two AO channels are both operating in continuous output mode, the data in buffer will be sent in an interlaced manner, i.e. the “Even-Address” samples in the buffer are sent to AO channel 0, while the “Odd-Address” samples to AO channel 1.

![Waveform Mode Output Diagram]
B.2.3 AO Clock Sources

The PCIE-1812 can adopt both internal and external clock sources for pacing the analog output of each channel:

- Internal AO output clock with 32-bit Divider
- External AO output clock from connector

The internal and external AO output clocks are described in more detail as follows:

- Internal AO Output Clock
  The internal AO output clock applies a 100 MHz time base divided by a 32-bit counter. Conversions start on the rising edges of counter output. Through software, user can specify the clock source and clock frequency to pace the analog output operation. The maximum frequency is 3 MS/s.

- External AO Output Clock
  The external AO output clock is useful when you want to pace analog output operations at rates not available with the internal AO output clock, or when you want to pace at uneven intervals. Connect an external AO output clock to the pin and then the conversions will start on input signal’s rising edge. You can use software to specify the clock source as external. The maximum input clock frequency is 3 MS/s.

B.2.4 AO Trigger Sources

The PCIE-1812 supports External digital (TTL) trigger to activate AO conversions for waveform mode. An external digital trigger event occurs when the PCIE-1812 detects either a rising or falling edge on the External AO TTL trigger input signal from the pin of connector. User can define the type of trigger source as rising-edge or falling-edge by software. The trigger signal is TTL-compatible.

<table>
<thead>
<tr>
<th>Table B.4: Analog Output Data Format</th>
</tr>
</thead>
<tbody>
<tr>
<td>AO Code</td>
</tr>
<tr>
<td>Hex.</td>
</tr>
<tr>
<td>0000 h</td>
</tr>
<tr>
<td>7FFF h</td>
</tr>
<tr>
<td>8000 h</td>
</tr>
<tr>
<td>FFFF h</td>
</tr>
<tr>
<td>1 LSB</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Table B.5: Full Scale Values for Output Voltage Ranges</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reference Source</td>
</tr>
<tr>
<td>Range</td>
</tr>
<tr>
<td>Internal</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>External</td>
</tr>
</tbody>
</table>
B.3 Digital Input/Output Operation

The PCIE-1812 supports 32 digital I/O channels. You can use each byte as either an input port or an output port by configuring the corresponding parameter; and all four channels of the byte have the same configuration.

You do not need to specify the clock source or trigger source. To output the data, you just need to write it to the digital output channel directly. In the same way, you can directly read back data from digital input channel. The default configuration after reset sets all the digital I/O channels to logic-low so users don’t need to worry about damaging external devices during system start up or reset.

B.4 Counter Input and PWM Input/Output

PCIE-1812 offer four 32-bit counters inputs which can perform event counting, frequency measurement, pulse width measurement, and encoder counter with compare output.

Counters on PCIE-1812 have a counter value match interrupt function. When this interrupt function is enabled, an interrupt signal will be generated if the counter value reaches a pre-set counter match value. The counter will continue to count until an overflow occurs, then it will go back to its reset value zero and continue the counting process. A user can set each individual counter channel to count either falling edge (high-to-low) or rising edge (low-to-high) signals.

Except measurement functionality, counter input channels can combine with PWM output channels to generate single pulse, pulse train or PWM (pulse-width modulated) output signal. A pulse-width modulated waveform is created when the High and Low periods of a periodic rectangular signal are varied. Using PCIE-1812, user can individually set each PWM channel's High and Low periods for from 2 to \((2^{32} - 1)\) units (1 unit = 50 ns), depending on his needs.

1. Event Counter Connection

PCIE-1812 built-in counter can calculate how many pulse are sent into the input channel.
2. **Frequency Measurement Connection**
PCIE-1812 built-in counter can measure the frequency value of the signal connected to counter input.

3. **Pulse Width measurement Connection**
PCIE-1812 built-in counter can measure the pulse width value of the signal connected to counter input. The measurable range is 50 ns to 107 seconds. You can measure both the logic high time and logic low time within the measurable range.
4. **Pulse Output with Timer Interrupt**
PCIE-1812 counter has internal clock that you can produce periodic output signal with interrupt generated at the same time. PCIE-1812 counter will use internal clock as time base, to fulfill the frequency you want to set. See the figure below as example, the desired frequency is 5 MHz. The internal clock is 20 MHz, so PCIE-1812 will periodically generate output signal and interrupt every 4 pulses of the internal clock. (20 MHz / 5 MHz = 4). Available output frequency range is 0.005 Hz ~ 5 MHz.

5. **Delay Pulse Generation**
Using PCIE-1812 internal clock, you can change the logic level within a specific period, starting from a trigger signal connecting to counter gate input. For example, if you define the count equals to 3 (as figure below), a counter output will change its status after 3 pulses of internal clock signals pass, after a trigger signal from counter gate becomes high.
6. **PWM Output**: PCIE-1812 can generate PWM (pulse width modulation) signal which you can configure its logic high time and logic low time as figure below. The available period range for logic high time and logic low time is 100 ns ~ 214 second.

![PWM Output Diagram]

7. **Measurements Using Quadrature Encoders**
The counters can perform measurements of quadrature encoders that use X1, X2, or X4 encoding. A quadrature encoder can have up to three channels: channels A (Source), B (Aux), and Z (Gate).

- **X1 Encoding**: When channel A leads channel B in a quadrature cycle, the counter increments. When channel B leads channel A in a quadrature cycle, the counter decrements. The amount of increments and decrements per cycle depends on the type of encoding (X1, X2, or X4). Below figure shows a quadrature cycle and the resulting increments and decrements for X1 encoding. When channel A leads channel B, the increment occurs on the rising edge of channel A. When channel B leads channel A, the decrement occurs on the rising edge of channel A.

![X1 Encoding Diagram]

- **X2 Encoding**: The same behavior holds for X2 encoding except the counter increments or decrements on each edge of channel A, depending on which channel leads the other. Each cycle results in two increments or decrements, as shown in following figure.

![X2 Encoding Diagram]
– X4 Encoding: Similarly, counter increments or decrements on each edge of channel A and B for X4 encoding. Whether the counter increments or decrements depends on which channel leads the other. Each cycle results in four increments or decrements, as shown in below figure.

Some quadrature encoders have a third channel, channel Z, which is also referred to as the index channel. According to the configuration, a rising or falling edge of channel Z causes the counter to be reloaded with a specified value. After the reload occurs, the counter continues to count as before. The following figure illustrates channel Z rising edge reload with X2 encoding.

8. **Measurements Using Two Pulse Encoders**
The counter supports two pulse encoders that have two channels: channels A (Source) and B (Aux). The counter increments on each active edge of channel A. The counter decrements on each active edge of channel B, as shown in below.

9. **Measurements Using Signed Pulse Encoders**
The counter supports signed pulse encoders that have two channels: channels A (Source) and B (Aux). The counter increments on each active edge of channel A when channel B is low. The counter decrements on each active edge of channel A when channel B is high. This is shown in below.
10. **Position Comparison**

This function compares the counter value to a predetermined value. It generates a pulse at Counter Output signal when the counter value becomes equal to the predetermined value. You can define multiple values to be compared and store them in the FIFO. When the counter value becomes equal to the first value in the FIFO, a pulse is generated. In addition, the second value in the FIFO becomes the value to be compared next time.

You can program the width of the generated pulse. The range of the pulse width is from 10 ns to 42.94967295 s in step of 10 ns.

The following figure shows an example of position comparison using quadratureX4 encoding.

![Position Comparison Diagram](image-url)