AIMB-217

AIMB-217 Intel® Pentium N4200 & Celeron N3350 & Atom x7-E3950 Mini-ITX HDMI/DP (or LVDS)/VGA (or eDP), 6 COM, and Dual LAN, 8 USB, 1 MiniPCIe and 1 M.2 E key, PCIe x1
Copyright

The documentation and the software included with this product are copyrighted 2017 by Advantech Co., Ltd. All rights are reserved. Advantech Co., Ltd. reserves the right to improve the products described in this manual at any time without notice. No part of this manual may be reproduced, copied, translated or transmitted in any form or by any means without prior written permission from Advantech Co., Ltd. The information provided in this manual is intended to be accurate and reliable. However, Advantech Co., Ltd. assumes no responsibility for its use, nor for any infringements of the rights of third parties, which may result from its use.

Acknowledgements

IBM and PC are trademarks of International Business Machines Corporation.
Intel® Pentium/Celeron/Atom N4200/N3350/x7-E3950 is trademark of Intel Corporation
Nuvoton is a trademark of Nuvoton Corporation.
All other product names or trademarks are the property of their respective owners.
Message to the Customer

Advantech Customer Services

Every Advantech product is built with the most exact specifications to ensure reliable performance in the harsh and demanding conditions typical of industrial environments. Whether your new Advantech equipment is destined for a laboratory or factory floor, be assured that your product can provide the reliability and ease of operation for which the name Advantech is renowned.

Your satisfaction is our primary concern. A guide to Advantech’s customer services is provided below. To ensure that you receive the full benefit of our services, please follow the instructions below.

Technical Support

We want you to get the maximum performance from your products. Should you encounter any technical difficulties, we are available to provide assistance. Answers to the most frequently asked questions are provided in the product documentation. These answers are typically a lot more detailed than the ones provided over the phone.

So please consult this manual first. If you still cannot find the answer, gather all relevant information or questions that apply to your problem, and with the product close to hand, call your dealer. Our dealers are well trained and ready to provide the support required for you to experience the most from your Advantech products. Most of the problems reported are minor and can be easily solved over the phone.

In addition, free technical support from Advantech engineers is available every business day. We are always willing to give advice on application requirements or specific information regarding the installation and operation of any of our products.
Declaration of Conformity

FCC Class B

This device complies with the requirements in Part 15 of the FCC regulations:
Operation is subject to the following two conditions:
■ This device may not cause harmful interference.
■ This device must accept any interference received, including interference that may cause undesired operation.

This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to Part 15 of the FCC Regulations. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instruction manual, may cause harmful interference to radio communications. Operation of this device in a residential area is likely to cause harmful interference, in which case users are required to correct the interference at their own expense. The user is advised that any equipment changes or modifications not expressly approved by the party responsible for compliance would void compliance with the FCC regulations and, therefore, the user’s authorization to operate the equipment.

Caution!  There is a risk of a new battery exploding if incorrectly installed. Do not attempt to recharge, force open, or heat the battery. Replace the battery only with the same or equivalent type recommended by the manufacturer. Discard used batteries according to the manufacturer's instructions.
## Memory Compatibility

<table>
<thead>
<tr>
<th>Category</th>
<th>Speed</th>
<th>Capacity</th>
<th>Chip_Vendor</th>
<th>Chip_PN</th>
<th>ADVANTECH P/N</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>DDR3L</td>
<td>1600</td>
<td>2GB</td>
<td>Advantech</td>
<td>SEC 310 XYK0 K4B2G084GD</td>
<td>AQD-SD3L2GN16-SQ</td>
<td>PASS</td>
</tr>
<tr>
<td>DDR3L</td>
<td>1600</td>
<td>4GB</td>
<td>Advantech</td>
<td>SEC 407 XYK0 K4B4G0846B</td>
<td>AQD-SD3L4GN16-SG D DIE NEW</td>
<td>PASS</td>
</tr>
<tr>
<td>DDR3L</td>
<td>1600</td>
<td>4GB</td>
<td>ATP</td>
<td>4JE77 D9QBJ</td>
<td>N/A</td>
<td>PASS</td>
</tr>
<tr>
<td>DDR3L</td>
<td>1600</td>
<td>4GB</td>
<td>Advantech</td>
<td>SEC 546 BYNA K4B2G0846Q</td>
<td>AQD-SD3L4GN16-SQ</td>
<td>PASS</td>
</tr>
<tr>
<td>DDR3L</td>
<td>1333</td>
<td>2GB</td>
<td>Transcend</td>
<td>SEC 234 HYK0 K4B2G0846D</td>
<td>N/A</td>
<td>PASS</td>
</tr>
<tr>
<td>DDR3L</td>
<td>1333</td>
<td>4GB</td>
<td>Apacer</td>
<td>4JE77 D9QBJ</td>
<td>96SD3L-4G1333NN-AP</td>
<td>PASS</td>
</tr>
<tr>
<td>DDR3L</td>
<td>1600</td>
<td>4GB</td>
<td>Kingston</td>
<td>Kingston</td>
<td>KVR16LS11/4</td>
<td>PASS</td>
</tr>
<tr>
<td>DDR3L</td>
<td>1600</td>
<td>1GB</td>
<td>Advantech</td>
<td>SK hynix</td>
<td>AQD-SD3L1GN16-HC</td>
<td>PASS</td>
</tr>
<tr>
<td>DDR3L</td>
<td>1333</td>
<td>4GB</td>
<td>Apacer</td>
<td>Micron</td>
<td>78.B2GCY.AT00C</td>
<td>PASS</td>
</tr>
<tr>
<td>DDR3L</td>
<td>1600</td>
<td>4GB</td>
<td>Kingston</td>
<td>Kingston</td>
<td>KVR16LS11/4</td>
<td>PASS</td>
</tr>
<tr>
<td>DDR3L</td>
<td>1600</td>
<td>8GB</td>
<td>Advantech</td>
<td>SQR-SD3I-8G1600SNL</td>
<td>SEC 422 BYKO K4B4G0846D</td>
<td>PASS</td>
</tr>
<tr>
<td>DDR3L</td>
<td>1600</td>
<td>8GB</td>
<td>ADATA</td>
<td>Micron</td>
<td>ADDS1600W8G11-BMIE</td>
<td>PASS</td>
</tr>
</tbody>
</table>

## Ordering Information

<table>
<thead>
<tr>
<th>P/N</th>
<th>CPU</th>
<th>Memory</th>
<th>DP or LVDS</th>
<th>HDMI</th>
<th>VGA/ eDP</th>
<th>GbE</th>
<th>LAN</th>
<th>COM</th>
<th>SATA III</th>
<th>USB3.0</th>
<th>2.0</th>
<th>MiniPCIe</th>
<th>M.2 E key</th>
<th>TPM</th>
<th>AMP</th>
<th>PCIe x1</th>
<th>Thermal solution</th>
<th>Operating temperature</th>
</tr>
</thead>
<tbody>
<tr>
<td>AIMB-217D-S6A1E</td>
<td>N4200</td>
<td>2</td>
<td>1</td>
<td>1</td>
<td>1 / (1)</td>
<td>2</td>
<td>6</td>
<td>2</td>
<td>4/4</td>
<td>1 x F/S</td>
<td>1</td>
<td>(1)</td>
<td>(2 x 6W)</td>
<td>1</td>
<td>Passive</td>
<td>0~60°C</td>
<td></td>
<td></td>
</tr>
<tr>
<td>AIMB-217N-S6A1E</td>
<td>N3350</td>
<td>2</td>
<td>1</td>
<td>1</td>
<td>1 / (1)</td>
<td>2</td>
<td>6</td>
<td>2</td>
<td>4/4</td>
<td>1 x F/S</td>
<td>1</td>
<td>(1)</td>
<td>(2 x 6W)</td>
<td>1</td>
<td>Passive</td>
<td>0~60°C</td>
<td></td>
<td></td>
</tr>
<tr>
<td>AIMB-217Z-S6A1E</td>
<td>x7-E3950</td>
<td>2</td>
<td>1</td>
<td>1</td>
<td>1 / (1)</td>
<td>2</td>
<td>6</td>
<td>2</td>
<td>4/4</td>
<td>1 x F/S</td>
<td>1</td>
<td>(1)</td>
<td>(2 x 6W)</td>
<td>1</td>
<td>Passive</td>
<td>-20~70°C</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

* ( ) is not populated when MP
Product Warranty (2 years)

Advantech warrants the original purchaser that its products will be free from defects in materials and workmanship for two years from the date of purchase.

This warranty does not apply to any products that have been repaired or altered by persons other than repair personnel authorized by Advantech, or products that have been subject to misuse, abuse, accident, or improper installation. Advantech assumes no liability under the terms of this warranty as a consequence of such events.

Because of Advantech’s high quality-control standards and rigorous testing, most customers never need to use our repair service. If an Advantech product is defective, it will be repaired or replaced at no charge during the warranty period. For out-of-warranty repairs, users will be billed according to the cost of replacement materials, service time, and freight. Please consult your dealer for more details.

If you believe your product is defective, please follow the steps listed below.

1. Collect all information about the problem encountered (for example, CPU speed, Advantech products used, other hardware and software used, etc.). Note anything abnormal and list any onscreen messages encountered when the problem occurs.
2. Call your dealer and describe the problem. Please have your manual, product, and any relevant information readily available.
3. If your product is diagnosed as defective, obtain a return merchandise authorization (RMA) number from your dealer. This allows us to process your return more quickly.
4. Carefully pack the defective product, a completed Repair and Replacement Order Card, and proof of the purchase date (such as a photocopy of your sales receipt) in a shippable container. Products returned without a proof of purchase date are not eligible for our warranty service.
5. Write the RMA number clearly on the outside of the package and ship the product prepaid to your dealer.
Initial Inspection

Before installing the motherboard, please ensure that the following items are included in your shipment:

- 1 x AIMB-217 Intel® Pentium N4200 & Celeron N3350 & Atom x7-E3950 Mini-ITX motherboard
- 1 x SATA HDD cable
- 1 x SATA power cable
- 1 x Serial port cable (1 to 4), for AIMB-217D/N/Z SKU
- 2 x Serial port cable (1 to 1)
- 1 x I/O port bracket
- 1 x startup manual
- 1 x warranty card
- 1 x on-board CPU heat sink

If any of these items are missing or damaged, contact your distributor or sales representative immediately. All AIMB-217 devices are mechanically and electrically inspected before shipment. Thus, your product should be free of marks and scratches and in perfect working order upon receipt. While unpacking AIMB-217, check the product for signs of shipping damage (for example, a damaged box, scratches, dents, etc.). If the device is damaged or fails to meet the specifications, notify our service department or your local sales representative immediately. Please also notify the carrier. Retain the shipping carton and packing material for inspection by the carrier. After this inspection, we will make arrangements to repair or replace the unit.
Contents

Chapter 1 General Information .................................1

1.1 Introduction .................................................................2
1.2 Features ........................................................................2
1.3 Specifications ................................................................2
  1.3.1 System ......................................................................2
  1.3.2 Memory .....................................................................3
  1.3.3 Input/Output ...............................................................3
  1.3.4 Graphics ....................................................................3
  1.3.5 Ethernet LAN ............................................................3
  1.3.6 Industrial Features .....................................................3
  1.3.7 Mechanical and Environmental Specifications ..............3
1.4 Jumpers and Connectors ..............................................4
  Table 1.1: Connector / Header List ..................................4
1.5 Board Layout: Jumper and Connector Locations .............5
  Figure 1.1 Jumper and Connector Locations .....................5
  Figure 1.2 I/O Connectors ...............................................6
1.6 AIMB-217 Board Diagram .........................................6
  Figure 1.3 AIMB-217 Board Diagram .............................6
1.7 Safety Precautions ......................................................7
1.8 Jumper Options ............................................................7
  1.8.1 Setting Jumpers .........................................................7
  1.8.2 CMOS Mode Selection (JCMOS1) ..............................8
  Table 1.2: CMOS Mode Selection (JCMOS1) ...................8
  1.8.3 COM3 RS-232/422/485 Mode Selector (JSETCOM3) ....8
  Table 1.3: COM3 RS-232/422/485 Mode Selector (JSETCOM3)8
  1.8.4 LVDS/eDP Panel Voltage Selection (JLVDS1/JLVDS2), eDP is
      BOM optional ..........................................................9
  Table 1.5: LVDS/eDP panel voltage selection (JLVDS1/JLVDS2)9
  1.8.5 PSON1: ATX and AT Mode Selector ...........................9
  Table 1.6: PSON1: ATX and AT Mode Selector .................9
  1.8.6 JWDT1 + JOBS1: Watchdog Timer Output and OBS Beep ...10
  Table 1.7: JWDT1 + JOBS1: Watchdog Timer Output and OBS
      Beep ........................................................................10
  1.8.7 Case Open Pin Header Selection (JCASEOP_SW1) .......10
  Table 1.8: Case Open Pin Header Selection (JCASEOP_SW1) 10
  1.8.8 Power Switch/HDD LED/SMBus/Speaker Pin Header (JFP1)...10
  Table 1.9: Power Switch/HDD LED/SMBus/Speaker Pin Header
      (JFP1) .......................................................................10
  1.8.9 JEIDA/VESA Selection (JLVDS_VCON1) .......................11
  Table 1.10: JEIDA/VESA Selection (JLVDS_VCON1) ........11
  1.8.10 COM6 5V/12V selection (JSETCOM6_V1) ....................11
  Table 1.11: COM6 5V/12V selection (JSETCOM6_V1) ....11
  1.8.11 Power LED and PS2 keyboard control (JFP2) ..............12
  Table 1.12: Power LED and PS2 keyboard control (JFP2) ....12

Chapter 2 Connecting Peripherals ..............................13

2.1 Introduction .................................................................14
2.2 LAN and USB Ports (LAN1/2, USB0102/USB0304/USB0506/USB0708/
      USB0910/USB1112, USB0910 & USB1112 is BOM optional) ....14
  Table 2.1: LAN LED Indicators ......................................14

ix AIMB-217 User Manual
Chapter 3 BIOS Operation ........................................ 33

3.1 Introduction .......................................................... 34
3.2 BIOS Setup .......................................................... 34
  3.2.1 Main Menu ....................................................... 35
  3.2.2 Advanced BIOS Features .................................... 36
  3.2.3 Chipset .......................................................... 64
  3.2.4 Security ......................................................... 77
  3.2.5 Boot ............................................................. 79
  3.2.6 Save and Exit ................................................ 80

Chapter 4 Software and Service Introduction ........ 81

4.1 Introduction .......................................................... 82
4.2 Value-Added Software Services ............................. 82
  4.2.1 Software API .................................................. 82
  4.2.2 Software Utility ............................................... 84
Chapter 5 Chipset Software Install Utility ..........85
5.1 Before Installation ......................................................... 86
5.2 Introduction ................................................................. 86

Chapter 6 Graphics Setup ............................................ 87
6.1 Introduction ................................................................. 88
6.2 Windows 10 ................................................................. 88

Chapter 7 LAN Configuration ........................................ 89
7.1 Introduction ................................................................. 90
7.2 Features ......................................................................... 90
7.3 Installation ................................................................. 90
7.4 Windows 10 Driver Setup (Realtek 8111G) .................. 90

Appendix A Pin Assignments ....................................... 91
A.1 Pin Assignments .......................................................... 92
  Table A.1: ATX_5VSB1 ....................................................... 92
  Table A.2: EDP1 ............................................................... 92
  Table A.3: LVDS2 ............................................................ 93
  Table A.4: INV2 ............................................................... 93
  Table A.5: LVDS1 ............................................................ 94
  Table A.6: JAMP1 ............................................................ 95
  Table A.7: FP_AUDIO1 ..................................................... 96
  Table A.8: INV1 ............................................................... 96
  Table A.9: SPDIF_OUT1 ................................................... 97
  Table A.10: COM1 ........................................................... 97
  Table A.11: COM2 ........................................................... 98
  Table A.12: USB0506 ....................................................... 98
  Table A.13: USB0708 ....................................................... 99
  Table A.14: COM3456 ..................................................... 99
  Table A.15: SATA_PWR1,SATA_PWR2 ........................ 100
  Table A.16: GPIO1 .......................................................... 101
  Table A.17: SYSFAN1 ....................................................... 101
  Table A.18: JFP1 .............................................................. 102
  Table A.19: KBMS1 ........................................................ 102
  Table A.20: USB0910 ....................................................... 103
  Table A.21: USB1112 ....................................................... 103
  Table A.22: JCASE1 ........................................................ 104
  Table A.23: BAT1 ............................................................. 104
  Table A.24: ATX12V1 ....................................................... 104
  Table A.25: PCIEX1_1 ...................................................... 105
  Table A.26: AUDIO1 ........................................................ 106
  Table A.27: HDMI1 .......................................................... 106
  Table A.28: DP1 .............................................................. 107
  Table A.29: VGA1 ............................................................ 108
  Table A.30: DCIN1 .......................................................... 108
  Table A.31: USB0102/USB0304 .................................... 109
  Table A.32: LAN12 .......................................................... 110
  Table A.33: LANLED1 ..................................................... 111
  Table A.34: SATA1/SATA2 ............................................. 111
  Table A.35: MINI-PCIE1 .................................................. 112
  Table A.36: M.2_1 ............................................................ 113
Chapter 1
General Information
1.1 Introduction
The AIMB-217 with Intel Pentium N4200, Celeron N3350, and Atom x7-E3950 processor is designed for industrial applications that require enhanced computing performance and power management capabilities. The motherboard features an onboard Intel® Pentium™ N4200 quad-core 1.1 GHz and Celeron N3350 dual-core 1.1 GHz and Atom x7-E3950 quad-core 1.6 GHz with DDR3L 1866 MHz up to 8GB.
The AIMB-217 offers rich I/O connectivity with four USB 3.0 and eight USB 2.0 ports (USB9/10/11/12 is BOM optional), as well as six COM ports integrated in a standard 170 x 170 mm form factor. The system also supports triple display for HDMI, VGA (or eDP), DP++ (or LVDS). AIMB-217 also features numerous connectivity and expansion options, including PCIe x1, 8-bit GPIO, two SATA III 6 GB/s connectors, an optional TPM security feature, and one MiniPCIe (with mSATA support) and one M.2 (E key for 2230 type) expansion slots for easy integration. A dual Realtek chipset and 10/100/1000 Mbps Ethernet port are also provided to deliver high-speed networking.
AIMB-217 is powered by the newest Intel® Pentium/Celeron/Atom processor, which is built on 14nm process technology. The thermal design power rating for the Intel N4200 quad-core/N3350 dual-core architecture is only 6 W, and that for Atom x7-E3950 quad-core is 12 W, allowing additional power reductions, system compressions, and performance improvements to be implemented in the future. All the features described above are incorporated into a space-saving, power-efficient, and cost-effective Mini-ITX form factor.

1.2 Features
- Supports Intel® Pentium N4200, Celeron N3350, and Atom x7-E3950 processors
- Two 204-pin SODIMM, up to 8 GB DDR3L 1866 MHz SDRAM
- Supports 1 PCIe x1, and 1 MiniPCIe & 1 M.2 (E key) expansion ports, six serial ports, 4 USB 3.0 & 8 USB 2.0 (USB9/10/11/12 is BOM optional), and two SATA III ports
- Lower total ownership costs with DC12V functionality; supports triple displays of HDMI, VGA (or eDP), DP++ (or LVDS)
- Onboard TPM 1.2/2.0 support (optional)
- Supports a dual-channel 6 W amplifier (optional)
- Supports embedded software APIs and utilities

1.3 Specifications
1.3.1 System
- CPU: Intel® Pentium N4200, Celeron N3350, and Atom x7-E3950 processors
- BIOS: SPI 128-Mbit BIOS
- SATA hard disk drive interface: Two onboard SATA connectors with a data transmission rate of up to 6 Gb/s

Note! SATA2 support is only available when mSATA is not in use; SATA2 and mSATA cannot be used concurrently.
1.3.2 Memory

- **RAM:** 2 x SO-DIMM DDR3L 1866 MHz up to 8 GB

*Note! AIMB-217 supports 1.35 V memory only. Users must install the memory module on the DIMM1 socket first.*

1.3.3 Input/Output

- **PCI bus:** One PCIe x1 slot, one full size MiniPCIe and one M.2 2230 (E sky) socket
- **Serial ports:** Six serial ports; COM3 comprises RS-232/422/485 and five RS-232 serial ports
- **Keyboard and PS/2 mouse connector:** Supports one standard PS/2 keyboard and one standard PS/2 mouse (onboard six-pin wafer box)
- **USB port:** Supports four USB 3.0 port with a transmission rate of up to 5Gbps and eight USB 2.0 ports with transmission rates of up to 480 Mbps. (USB9/10/11/12 is BOM optional)
- **GPIO connector:** One 8-bit general purpose input/output

*Note! PCIe x 1 support is only available when M.2 is not in use; M.2 and PCIe x1 cannot be used concurrently.*

1.3.4 Graphics

- **Controller:** Embedded Gen9
- **HDMI:** Supports a display resolution of up to 3840 x 2160 @ 30 Hz
- **DP++:** Supports a display resolution up to 4096 x 2160 @ 60 Hz; colay LVDS
- **VGA:** Supports a display resolution of up to 1920 x 1200 @ 60 Hz, colay eDP
- **LVDS:** Supports up to 1920 x 1200 @ 60 Hz, colay DP
- **eDP:** Supports up to 4096 x 2160 @ 60 Hz, colay VGA and eDP is BOM optional

1.3.5 Ethernet LAN

- Supports dual 10/100/1000 Mbps Ethernet port (s) via PCI Express x1 bus, which provides a data transmission rate of 500 MB/s
- **Controller:** LAN1: Realtek 8111G; LAN2: Realtek 8111G

1.3.6 Industrial Features

- **Watchdog timer:** Can generate a system reset. The watchdog timer is programmable, with each unit equal to one second or one minute (255 levels)

1.3.7 Mechanical and Environmental Specifications

- **Operating temperature:** 0 ~ 60 °C (32 ~ 140 °F, depending on the CPU)
- **Storage temperature:** -40 ~ 85 °C (-40 ~ 185 °F)
- **Humidity:** 5 ~ 95% non-condensing
- **Power supply voltage:** +12 V
- **Power consumption:** +12 V @ 1.87 A (Intel N4200 1.1 GHz processor/DDR3L 1866 MHz 4 GB x 2)
- **Board size:** 170 x 170 mm (6.69 x 6.69"
- **Board weight:** 0.365 kg
1.4 Jumpers and Connectors

The AIMB-217 motherboard is equipped with connectors for linking the board to external devices such as hard disk drives and a keyboard. The board also features several jumpers for configuring the system according to specific applications. The function of each board jumper and connector is listed in the table below. The procedure for setting jumpers is explained in subsequent sections of this chapter. Instructions for connecting external devices to the motherboard are provided in Chapter 2.

<table>
<thead>
<tr>
<th>Table 1.1: Connector / Header List</th>
</tr>
</thead>
<tbody>
<tr>
<td>Description</td>
</tr>
<tr>
<td>1 DC-IN adaptor connector</td>
</tr>
<tr>
<td>2 Display Port connector</td>
</tr>
<tr>
<td>3 EDP panel POWER 3.3V/5V/12V SELECTION (optional)</td>
</tr>
<tr>
<td>4 VGA connector</td>
</tr>
<tr>
<td>5 Serial ATA interface connector</td>
</tr>
<tr>
<td>6 Serial ATA interface connector</td>
</tr>
<tr>
<td>7 CMOS battery wafer box</td>
</tr>
<tr>
<td>8 USB3.0 stack connector</td>
</tr>
<tr>
<td>9 SPI BIOS socket</td>
</tr>
<tr>
<td>10 COM1 box header</td>
</tr>
<tr>
<td>11 Watchdog timer output and OBS beep</td>
</tr>
<tr>
<td>12 RJ45(LAN1+LAN2) connector</td>
</tr>
<tr>
<td>13 HD Digital Audio Interface</td>
</tr>
<tr>
<td>14 HD Analog Audio Interface</td>
</tr>
<tr>
<td>15 Front HD Analog Audio Interface</td>
</tr>
<tr>
<td>16 Audio amplifier output pin header (optional)</td>
</tr>
<tr>
<td>17 PCI-Express x1 slot</td>
</tr>
<tr>
<td>18 LVDS VESA, JEIDA format selection pin header</td>
</tr>
<tr>
<td>19 LVDS panel connector</td>
</tr>
<tr>
<td>20 Dual port USB2.0 pin header</td>
</tr>
<tr>
<td>21 DDR3L SO-DIMM socket</td>
</tr>
<tr>
<td>22 LVDS1 panel power 3.3V/5V/12V selection</td>
</tr>
<tr>
<td>23 COM6 RI# selection pin header</td>
</tr>
<tr>
<td>24 LVDS Backlight inverter power connector</td>
</tr>
<tr>
<td>25 8-bits General Purpose I/O pin header</td>
</tr>
<tr>
<td>26 COM3 ~ COM6 box header</td>
</tr>
<tr>
<td>27 AT/ATX Mode selection</td>
</tr>
<tr>
<td>28 ATX Power supply(5VSB) connector</td>
</tr>
<tr>
<td>29 COM3 RS232,RS422,RS485 selection pin header</td>
</tr>
<tr>
<td>30 SATA power connector</td>
</tr>
<tr>
<td>31 COM2 box header</td>
</tr>
<tr>
<td>32 System fan connector</td>
</tr>
<tr>
<td>33 Case open selection pin header</td>
</tr>
<tr>
<td>34 Case-Open Detect Connector</td>
</tr>
<tr>
<td>35 PS/2 keyboard and PS/2 mouse connector</td>
</tr>
<tr>
<td>36 MINIPCIE connector</td>
</tr>
</tbody>
</table>
1.5 Board Layout: Jumper and Connector Locations

Table 1.1: Connector / Header List

<table>
<thead>
<tr>
<th>Number</th>
<th>Description</th>
<th>Header/Connector</th>
</tr>
</thead>
<tbody>
<tr>
<td>37</td>
<td>M.2 E key connector</td>
<td>M.2_1</td>
</tr>
<tr>
<td>38</td>
<td>Low pin count interface header</td>
<td>LPC1</td>
</tr>
<tr>
<td>39</td>
<td>SPI Programming Pin Header</td>
<td>SPI_CN1</td>
</tr>
<tr>
<td>40</td>
<td>CMOS Clear Jumper</td>
<td>JCMOS1</td>
</tr>
<tr>
<td>41</td>
<td>SATA Power connector</td>
<td>SATA_PWR2</td>
</tr>
<tr>
<td>42</td>
<td>Dual port USB2.0 pin header</td>
<td>USB0708</td>
</tr>
<tr>
<td>43</td>
<td>Dual port USB2.0 pin header (optional)</td>
<td>USB0910</td>
</tr>
<tr>
<td>44</td>
<td>Dual port USB2.0 pin header (optional)</td>
<td>USB1112</td>
</tr>
<tr>
<td>45</td>
<td>eDP connector (optional)</td>
<td>eDP1</td>
</tr>
<tr>
<td>46</td>
<td>Power LED and keyboard lock pin header</td>
<td>JFP2</td>
</tr>
<tr>
<td>47</td>
<td>Power switch/HDD LED/SMBus/Speaker pin header</td>
<td>JFP1</td>
</tr>
<tr>
<td>48</td>
<td>eDP Backlight inverter power connector (optional)</td>
<td>INV2</td>
</tr>
<tr>
<td>49</td>
<td>ATX 12V power supply connector</td>
<td>ATX12V1</td>
</tr>
</tbody>
</table>

![Figure 1.1 Jumper and Connector Locations](image-url)
1.6  AIMB-217 Board Diagram

![AIMB-217 Board Diagram](image)

**Figure 1.3 AIMB-217 Board Diagram**
1.7 Safety Precautions

**Warning!** Always completely disconnect the power cord from the chassis when working with the hardware. Do not connect devices while the power is on. Sensitive electronic components can be damaged by sudden power surges. Only experienced electronics personnel should open the PC chassis.

**Caution!** Always ground yourself to remove any static charge before touching the motherboard. Modern electronic devices are very sensitive to electrostatic discharges. As a safety precaution, use a grounding wrist strap at all times. Place all electronic components on a static-dissipative surface or in a static-shielded bag when not in the chassis.

**Caution!** The computer is provided with a battery-powered real-time clock circuit. There is a danger of explosion if the battery is incorrectly replaced. Replace only with the same or equivalent type recommended by the manufacturer. Discard used batteries according to the manufacturer’s instructions.

**Caution!** There is a danger of a new battery exploding if incorrectly installed. Do not attempt to recharge, force open, or heat the battery. Replace the battery only with the same or equivalent type recommended by the manufacturer. Discard used batteries according to the manufacturer’s instructions.

1.8 Jumper Options

This section provides instructions on how to configure the motherboard by setting jumpers, and also outlines the default motherboard settings and options for each jumper.

1.8.1 Setting Jumpers

The motherboard can be configured according to the application requirements with the setting of jumpers. A jumper is a metal bridge used to close an electrical circuit. Jumpers typically consist of two metal pins and a small metal clip (often protected by a plastic cover) that slides over the pins to connect them. To “close” (or turn ON) a jumper, connect the pins with the clip. To “open” (or turn OFF) a jumper, simply remove the clip. Some jumpers comprise a set of three pins, labeled 1, 2, and 3. With these jumpers, simply connect either Pins 1 and 2, or Pins 2 and 3. A pair of needle-nose pliers may be necessary for setting jumpers.
1.8.2 CMOS Mode Selection (JCMOS1)
The AIMB-217 motherboard contains a jumper that can erase CMOS data and reset the system BIOS information. To reset the CMOS data, put jumper to Pins 1 & 2 as closed for a few seconds. This procedure resets the CMOS to its default settings.

<table>
<thead>
<tr>
<th>Function</th>
<th>Setting</th>
</tr>
</thead>
<tbody>
<tr>
<td>Normal (Default)</td>
<td><img src="image1.png" alt="Diagram" /></td>
</tr>
<tr>
<td>Clear CMOS</td>
<td><img src="image2.png" alt="Diagram" /></td>
</tr>
</tbody>
</table>

1.8.3 COM3 RS-232/422/485 Mode Selector (JSETCOM3)
Users can select between the RS-232/422/485 modes for COM3 using JSETCOM3. The default setting is “RS-232”.

<table>
<thead>
<tr>
<th>Function</th>
<th>Setting</th>
</tr>
</thead>
<tbody>
<tr>
<td>Set COM3 as RS-232 (default)</td>
<td><img src="image3.png" alt="Diagram" /></td>
</tr>
<tr>
<td>Set COM3 as RS-422</td>
<td><img src="image4.png" alt="Diagram" /></td>
</tr>
<tr>
<td>Set COM3 as RS-485</td>
<td><img src="image5.png" alt="Diagram" /></td>
</tr>
</tbody>
</table>
### Chapter 1 General Information

#### 1.8.4 LVDS/eDP Panel Voltage Selection (JLVDS1/JLVDS2), eDP is BOM optional

<table>
<thead>
<tr>
<th>Function</th>
<th>Jumper Settings</th>
</tr>
</thead>
<tbody>
<tr>
<td>RS-232*</td>
<td>(5-6) + (7-9) + (8-10) + (13-15) + (14-16) closed</td>
</tr>
<tr>
<td>RS-422</td>
<td>(3-4) + (9-11) + (10-12) + (15-17) + (16-18) closed</td>
</tr>
<tr>
<td>RS-485</td>
<td>(1-2) + (9-11) + (10-12) + (15-17) + (16-18) closed</td>
</tr>
<tr>
<td>*default</td>
<td></td>
</tr>
</tbody>
</table>

#### 1.8.5 PSON1: ATX and AT Mode Selector

<table>
<thead>
<tr>
<th>Closed Pins</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-2</td>
<td>AT Mode</td>
</tr>
<tr>
<td>2-3*</td>
<td>ATX Mode</td>
</tr>
</tbody>
</table>

*Default

---

*Table 1.4: COM3 RS-232/422/485 Mode Selector (JSETCOM3)*

*Table 1.5: LVDS/eDP panel voltage selection (JLVDS1/JLVDS2)*

*Table 1.6: PSON1: ATX and AT Mode Selector*
1.8.6 JWDT1 + JOBS1: Watchdog Timer Output and OBS Beep

Table 1.7: JWDT1 + JOBS1: Watchdog Timer Output and OBS Beep

<table>
<thead>
<tr>
<th>Closed Pins</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>2-3*</td>
<td>Watchdog reset</td>
</tr>
<tr>
<td>4-5*</td>
<td>OBS alarm</td>
</tr>
</tbody>
</table>
*default

<table>
<thead>
<tr>
<th>Function</th>
<th>Settings</th>
</tr>
</thead>
<tbody>
<tr>
<td>Watchdog Timer Output (2-3) (default)</td>
<td>1 2 3 4 5</td>
</tr>
<tr>
<td>OBS BEEP (4-5) (default)</td>
<td></td>
</tr>
<tr>
<td>Watchdog Timer disabled (1-2)</td>
<td>1 2 3 4 5</td>
</tr>
<tr>
<td>OBS BEEP (4-5) (default)</td>
<td></td>
</tr>
</tbody>
</table>

1.8.7 Case Open Pin Header Selection (JCASEOP_SW1)

Table 1.8: Case Open Pin Header Selection (JCASEOP_SW1)

<table>
<thead>
<tr>
<th>Function</th>
<th>Settings</th>
</tr>
</thead>
<tbody>
<tr>
<td>Normal Close</td>
<td></td>
</tr>
<tr>
<td>Normal Open (default)</td>
<td></td>
</tr>
</tbody>
</table>

1.8.8 Power Switch/HDD LED/SMBus/Speaker Pin Header (JFP1)

Table 1.9: Power Switch/HDD LED/SMBus/Speaker Pin Header (JFP1)

<table>
<thead>
<tr>
<th>Function</th>
<th>Settings</th>
</tr>
</thead>
<tbody>
<tr>
<td>JFP1 (7-10) (default)</td>
<td></td>
</tr>
</tbody>
</table>
### 1.8.9 JEIDA/VESA Selection (JLVDS_VCON1)

<table>
<thead>
<tr>
<th>Function</th>
<th>Settings</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pull high to +3.3V (JEIDA or VESA base on panel definition)</td>
<td><img src="image" alt="Pull high to +3.3V" /></td>
</tr>
<tr>
<td>Pull down to GND (default) (JEIDA or VESA base on panel definition)</td>
<td><img src="image" alt="Pull down to GND" /></td>
</tr>
</tbody>
</table>

### 1.8.10 COM6 5V/12V selection (JSETCOM6_V1)

<table>
<thead>
<tr>
<th>Function</th>
<th>Settings</th>
</tr>
</thead>
<tbody>
<tr>
<td>Set COM6_RI# as Ring (Default)</td>
<td><img src="image" alt="Set COM6_RI# as Ring" /></td>
</tr>
<tr>
<td>Set COM6_RI# as 5V</td>
<td><img src="image" alt="Set COM6_RI# as 5V" /></td>
</tr>
<tr>
<td>Set COM6_RI# as 12V</td>
<td><img src="image" alt="Set COM6_RI# as 12V" /></td>
</tr>
</tbody>
</table>
### 1.8.11 Power LED and PS2 keyboard control (JFP2)

<table>
<thead>
<tr>
<th>Function</th>
<th>Setting</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-3: For power LED (Pin1: Anode, Pin3: Cathode)</td>
<td>![LED]</td>
</tr>
<tr>
<td>4-5: Enable PS2 keyboard</td>
<td>![PS2]</td>
</tr>
</tbody>
</table>

Table 1.12: Power LED and PS2 keyboard control (JFP2)
2.1 Introduction
Most of the device connectors can be accessed from the top of the board during installation in the chassis. If the system is installed with several cards or the chassis is packed, partial removal of the card may be necessary to make all connections.

2.2 LAN and USB Ports (LAN1/2, USB0102/USB0304/USB0506/USB0708/USB0910/USB1112, USB0910 & USB1112 is BOM optional)
AIMB-217 provides up to four USB 3.0 and eight USB 2.0 ports. Four USB 3.0 are located on the rear side, and eight USB 2.0 are located internally. The USB interface complies with the USB specification revision 2.0 that supports transmission rates of up to 480 Mbps, revision 3.0 that supports transmission rates of up to 5 Gbps, and is also fuse protected. Furthermore, the USB interface can be disabled in the system BIOS setup menu.

The AIMB-217 system is equipped with two high-performance 1000 Mbps Ethernet LAN adapters, both of which are supported by all major network operating systems. The RJ-45 jacks on the rear panel facilitate convenient LAN connection.

<table>
<thead>
<tr>
<th>Table 2.1: LAN LED Indicators</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>LAN Mode</strong></td>
</tr>
<tr>
<td>1 Gbps link on</td>
</tr>
<tr>
<td>100 Mbps link on</td>
</tr>
<tr>
<td>Active</td>
</tr>
</tbody>
</table>
2.3 VGA Connector (VGA1)

2.4 Serial Ports (COM1 ~ COM6)

AIMB-217 supports six serial ports. COM3 is RS-232/422/485 and COM1/2/4/5/6 are RS-232. COM6 also supports 5 V/12 V according to jumper selection. Users can employ JSETCOM3 to select between the RS-232/422/485 modes for COM3. Such ports can be connected to serial devices, such as a mouse or printer, or to a communications network.

The IRQ and address ranges for both ports are fixed. However, users can disable the port or change the parameters via the system BIOS setup.

Various devices implement the RS-232/422/485 standards in different manners. Users who experience problems with a serial device are advised check the connector pin assignments.
2.5 PS/2 Keyboard and Mouse Connector (KBMS1)

Onboard six-pin wafer box connector, which supports one standard PS/2 keyboard and one standard PS/2 mouse.

2.6 Display Port Connector (DP1)
2.7 HDMI connector (HDMI1)

2.8 System FAN Connector (SYSFAN1)

For devices with a fan installed, this connector supports cooling fans of up to 500 mA (6 W).
2.9 Front Panel Connectors (JFP1)
Several external switches are provided for monitoring and controlling the AIMB-217.

2.9.1 ATX Soft Power Switch (JFP1/PWR_SW)
For computer cases equipped with ATX power supply, users should connect the Power On/Off button on the computer case to (JFP1 + JFP2/PWR_SW) for convenient Power On/Off functionality.

2.9.2 Reset (JFP1/RESET)
Many computer cases offer the convenience of a specific reset button. Connect the wire for the reset button.

2.9.3 HDD LED (JFP1/HDDLED)
An LED can be linked to the connector (JFP2/HDDLED) to indicate when the HDD is active.

2.9.4 External Speaker (JFP1/SPEAKER)
(JFP1/SPEAKER) is a four-pin connector for an external speaker. If no external speaker is available, the AIMB-217 provides an onboard buzzer as an alternative. To enable the buzzer, set Pins 7-10 as closed.
2.9.5 **Power LED and Keyboard Lock Connector (JFP2/PWR_LED and KEY LOCK)**

(JFP2/PWR_LED and KEY LOCK) is a five-pin connector for the Power-On LED and Key Lock function. Refer to Appendix B for detailed information regarding the pin assignments. The Power LED cable should be connected to Pins 1-3. The key lock button cable should be connected to Pins 4 and 5.

Three power supply connection modes exist. The first is the ATX power mode, where the system is powered on/off by momentarily pressing the power button. The second is the AT power mode, where the system is powered on/off using the power supply switch. The third is another AT power mode that involves the front panel power switch. The status differences indicated by the power LED are listed in the following table:

<table>
<thead>
<tr>
<th>Power mode (ATX power mode) (On/off by momentarily pressing the power button)</th>
<th>LED (ATX power mode)</th>
<th>LED (AT power mode) (Powered on/off using the power supply switch)</th>
<th>LED (AT power mode) (Powered on/off using the front panel switch)</th>
</tr>
</thead>
<tbody>
<tr>
<td>PSON1 (on the back plane) jumper setting</td>
<td>Pins 2-3 closed</td>
<td>Pins 1-2 closed</td>
<td>Connect Pins 1 and 2 to the panel switch via cable</td>
</tr>
<tr>
<td>System On</td>
<td>On</td>
<td>On</td>
<td>On</td>
</tr>
<tr>
<td>S3</td>
<td>Fast flashing</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr>
<td>S4</td>
<td>Slow flashing</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr>
<td>System Off</td>
<td>Off</td>
<td>Off</td>
<td>Off</td>
</tr>
</tbody>
</table>

### Table 2.2: ATX Power Supply LED Status (AT power not supported)

2.10 **Line-Out Connector (AUDIO1)**

This connector supports line-out, mic-in, and line-in functions. (Default: line-out)
2.11 Serial ATA Interface (SATA1/2)

AIMB-217 features a high-performance Serial ATA interface (up to 600 MB/s) that allows cabling to hard drives using long, thin cables.

2.12 PCI-Express x1 Slot (PCIEX1_1)

The AIMB-217 features one PCIe x1 slot.
2.13 Front Panel Audio Connector (FP_AUDIO1)

This connector is for a chassis-mounted front-panel audio I/O module that supports HD audio. This connector is attached using the front panel audio I/O module cable.

2.14 ATX 12V Power Connector (ATX12V1)

This connector is for an ATX Micro-Fit power supply. The plugs from the power supply are designed to fit these connectors in only one direction. Determine the correct orientation and press firmly until the connectors mate completely.
2.15 SPI Flash Connector (SPI_CN1)

The SPI flash card pin header may be used to flash the BIOS if the AIMB-217 cannot be powered on.

2.16 LVDS Backlight Inverter Power Connector (INV1)

<table>
<thead>
<tr>
<th>Signal</th>
<th>Signal Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VR</td>
<td>Vadj=0.75 V</td>
</tr>
<tr>
<td></td>
<td>(Recommended: 4.7 KΩ, &gt;1/16 W)</td>
</tr>
<tr>
<td>ENBKL</td>
<td>LCD backlight ON/OFF control signal</td>
</tr>
</tbody>
</table>
2.17 LVDS Connector (LVDS1)

Pin 3: GND \(\rightarrow\)
Panel connected.

NC / 3.3V \(\rightarrow\) No panel.
2.18 General Purpose I/O Connector (GPIO1)

2.19 CMOS Battery Wafer Box (BAT1)
2.20 SPI BIOS Socket (BIOS1_1)

2.21 HD Digital Audio Interface (SPDIF_OUT1)
2.22 **Audio Amplifier Output Pin Header (JAMP1) (BOM Optional)**

![Audio Amplifier Output Pin Header (JAMP1)](image)

2.23 **ATX Power Supply (5VSB) Connector (ATX_5VSB1)**

![ATX Power Supply (5VSB) Connector (ATX_5VSB1)](image)
2.24 SATA Power Connector (SATA_PWR1/2)

2.25 Case Open Detect Connector (JCASE1)
2.26 DDR3L SODIMM Socket (DIMM1/2)

Note! AIMB-217 supports 1.35 V memory only. Users must populate the memory on socket DIMM1 first.

Users are advised to use memory modules of the same type, speed, and frequency for each motherboard. Memory modules of different types and speeds should not be used.

2.27 Mini-PCle Connector (MINI-PCIE1)
2.28 M.2 E key connector (M.2_1)

2.29 CMOS Clear Jumper (JCMOS1)
2.30 eDP Connector (eDP1), BOM optional

2.31 eDP Backlight Inverter Power Connector (INV2), BOM optional
2.32 LAN12 LED (LANLED1)
Chapter 3

BIOS Operation
3.1 Introduction

With the AMI BIOS Setup program, users can modify the BIOS settings and control the special system features. The Setup program comprises several menus with options for adjusting or turning special features on or off. This chapter describes the basic navigation of the AIMB-217 BIOS setup menu pages.

3.2 BIOS Setup

The AIMB-217 Series is equipped with built-in AMI BIOS and a CMOS Setup Utility that allows users to configure specific settings or activate certain system features. The CMOS Setup Utility saves the configuration in the CMOS RAM of the motherboard. When the system power is turned off, the battery on the board supplies the necessary power to preserve the CMOS RAM.

When the power is turned on, press the <Del> button during the BIOS power-on self-test (POST) to access the CMOS Setup Utility screen.

<table>
<thead>
<tr>
<th>Control Keys</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt; ↑ &gt;∥&lt; ↓ &gt;∥&lt; ← &gt;∥&lt; → &gt;</td>
<td>Move select item</td>
</tr>
<tr>
<td>&lt;Enter&gt;</td>
<td>Select item</td>
</tr>
<tr>
<td>&lt;Esc&gt;</td>
<td>Main Menu - Quit without saving changes to the CMOS Sub Menu - Exit current page and return to the Main Menu</td>
</tr>
<tr>
<td>&lt;Page Up/+&gt;</td>
<td>Increase the numeric value or make changes</td>
</tr>
<tr>
<td>&lt;Page Down/-&gt;</td>
<td>Decrease the numeric value or make changes</td>
</tr>
<tr>
<td>&lt;F1&gt;</td>
<td>General help, for Setup Sub Menu</td>
</tr>
<tr>
<td>&lt;F2&gt;</td>
<td>Item help</td>
</tr>
<tr>
<td>&lt;F5&gt;</td>
<td>Load previous values</td>
</tr>
<tr>
<td>&lt;F7&gt;</td>
<td>Load setup defaults</td>
</tr>
<tr>
<td>&lt;F10&gt;</td>
<td>Save all CMOS changes</td>
</tr>
</tbody>
</table>
3.2.1 **Main Menu**

Press <Del> to enter the AMI BIOS CMOS Setup Utility, the Main Menu will appear on the screen. Use the arrow keys to select items and press <Enter> to access the submenu.

![AMI BIOS CMOS Setup Utility](image)

The Main BIOS setup screen has two main frames. The left frame displays all the options that can be configured. Grayed-out options cannot be configured; options in blue can. The right frame displays the key legend.

Above the key legend is an area reserved for a text message. When an option is selected in the left frame, it is highlighted in white. Often a text message will accompany it.

- **System Time/System Date**
  
  Use this option to change the system time and date. Highlight the System Time or System Date using the <Arrow> keys. Enter new values via the keyboard. Press the <Tab> or <Arrow> keys to move between fields. The date must be entered in MM/DD/YY format. The time must be entered in HH:MM:SS format.
3.2.2 Advanced BIOS Features

Select the Advanced tab from the AIMB-217 Setup menu to enter the Advanced BIOS Setup page. Users can select any item in the left frame of the screen, such as CPU Configuration, to access the submenu for that item. Select an Advanced BIOS Setup option by highlighting the text using the <Arrow> keys. All Advanced BIOS Setup options are described in this section. The Advanced BIOS Setup menu screen is shown below. The submenus are described in the following pages.
### 3.2.2.1 Realtek PCIe GBE Family Controller

#### Setup Item Hidden
- Realtek PCIe GBE Family Controller (MAC:00:00:00:00:00:00)
- Realtek PCIe GBE Family Controller (MAC:00:00:00:00:00:00)
- Trusted Computing
- ACPI Settings
- SMART Settings
- NCT61060 Super IO Configuration
- NCT61060 Configuration
- SS RTC Wake Settings
- Serial Port Console Redirection
- CPU Configuration
- Network Stack Configuration
- CSM Configuration
- HWIC Configuration
- USB Configuration
- Platform Trust Technology
- Security Configuration

Get driver information and configure Realtek ethernet controller parameter

**Keyboard Shortcuts**
- **F1**: Select Item
- **Enter**: Select
- **+/-=**: Change Opt.
- **F1**: General Help
- **F2**: Previous Values
- **F3**: Optimized Defaults
- **F4**: Save & Exit
- **ESC**: Exit

---

#### Driver Information
- **Driver Name**: Realtek UEFI UMDI Driver...
- **Driver Version**: 2.035
- **Driver Released Date**: 2015/03/30

#### Device Information
- **Device Name**: Realtek PCIe GBE Family...
- **PCI Slot**: 00:00:00
- **MAC Address**: 00:00:00:00:00:00

#### Patent Information
This product is covered by one or US6,570,084, US6,115,775, and US6.
### Realtek PCIe GBE Family Controller (H610000000000EE:EF:7D)

Set Up Item Hidden

Trusted Computing

ACPI Settings

SMART Settings

NCT6150D Super IO Configuration

NCT6150D Configuration

DS RTC Wake Settings

Serial Port Console Redirection

CPU Configuration

Network Stack Configuration

USB Configuration

Network Configuration

NVM Configuration

Platform Trust Technology

Security Configuration

---

**Driver Information**

- **Driver Name:** Realtek UEFI UNDI Driver...
- **Driver Version:** 2.035
- **Driver Released Date:** 2019/03/30

**Device Information**

- **Device Name:** Realtek PCIe GBE Family...
- **PCI Slot:** 05:00.0
- **MAC Address:** 00:00:10:00:00:00

**Product Information**

This product is covered by one or more US6,570,884, US6,115,776, and US6,611,949.
### 3.2.2.2 Trusted Computing

**Security Device Support**

Enable or disable BIOS support for security device.

![Image of BIOS setup utility showing security device support options](image-url)
3.2.2.3 ACPI Settings

**Enable ACPI Auto Configuration**
Enable or Disable ACPI Auto Configuration.

**Enable Hibernation**
This item allows users to enable or disable hibernation.
**ACPI Sleep State**
This item allows users to set the ACPI sleep state.

**Lock Legacy Resources**
This item allows users to lock legacy device resources.

### 3.2.2.4 SMART Settings

#### SMART Settings

**SMART Self Test**
Enable or Disable SMART Self Test
3.2.2.5 Super IO Configuration

NCT61060 Super IO Configuration

- Super IO Chip
  - NCT61060
  - Serial Port 1 Configuration
  - Serial Port 2 Configuration
  - Serial Port 3 Configuration
  - Serial Port 4 Configuration
  - Serial Port 5 Configuration
  - Serial Port 6 Configuration

Set Parameters of Serial Port 1 (COM1)
### Chapter 3 BIOS Operation

#### Serial Port 1 Configuration

<table>
<thead>
<tr>
<th>Device Settings</th>
<th>Change Settings</th>
</tr>
</thead>
<tbody>
<tr>
<td>IO-3F8h: IRQ-4:</td>
<td>Auto</td>
</tr>
</tbody>
</table>

#### Serial Port [Enabled]

<table>
<thead>
<tr>
<th>Enable or Disable Serial Port (COM)</th>
</tr>
</thead>
</table>

++: Select Screen
III: Select Item
Enter: Select
++/-: Change Opt.
F1: General Help
F2: Previous Values
F3: Optimized Defaults
F4: Save & Exit
ESC: Exit

---

#### NCT6106D Super IO Configuration

- Super IO Chip: NCT6106D
- Serial Port 1 Configuration
- Serial Port 2 Configuration
- Serial Port 3 Configuration
- Serial Port 4 Configuration
- Serial Port 5 Configuration
- Serial Port 6 Configuration

<table>
<thead>
<tr>
<th>Set Parameters of Serial Port 2 (COM2)</th>
</tr>
</thead>
</table>

++: Select Screen
III: Select Item
Enter: Select
++/-: Change Opt.
F1: General Help
F2: Previous Values
F3: Optimized Defaults
F4: Save & Exit
ESC: Exit

---

Version 2.18.1258, Copyright (C) 2017 American Megatrends, Inc.
## Serial Port 2 Configuration

<table>
<thead>
<tr>
<th>Serial Port</th>
<th>[Enabled]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Device Settings</td>
<td>COM2: IN2:1</td>
</tr>
<tr>
<td>Change Settings</td>
<td>[Auto]</td>
</tr>
</tbody>
</table>

---

## NCT61060 Super IO Configuration

- **Super IO Chip**: NCT61060
  - **Serial Port 1 Configuration**
  - **Serial Port 2 Configuration**
  - **Serial Port 3 Configuration**
  - **Serial Port 4 Configuration**
  - **Serial Port 5 Configuration**
  - **Serial Port 6 Configuration**

---

**Set Parameters of Serial Port 3 (COM3)**

---

**Note**: Select Screen

- **Select Item**
- **Enter**: Select
- **+/->**: Change Opt.
- **F1**: General Help
- **F2**: Previous Values
- **F3**: Optimized Defaults
- **F4**: Save & Exit
- **ESC**: Exit
### Serial Port 3 Configuration

- **Serial Port**: [Enabled]
- **Device Settings**: I0-3E9h:IRQ=5:
- **Change Settings**: [Auto]

---

### NCT61060 Super I/O Configuration

- **Super I/O Chip**: NCT61060
- **Configuration Options**:
  - Serial Port 1 Configuration
  - Serial Port 2 Configuration
  - Serial Port 3 Configuration
  - Serial Port 4 Configuration
  - Serial Port 5 Configuration
  - Serial Port 6 Configuration

---

### BIOS Operation

- **Enable or Disable Serial Port (COM)**

**Key Functions**:
- +/-: Select Screen
- II: Select Item
- Enter: Select
- +/-: Change Opt.
- F1: General Help
- F2: Previous Values
- F3: Optimized Defaults
- F4: Save & Exit
- ESC: Exit
Serial Port 4 Configuration

- Serial Port: [Enabled]
- Device Settings: IO=388H: IRQ=7:
- Change Settings: [Auto]

Enable or Disable Serial Port (COM)

F5: Select Screen
F6: Select Item
Enter: Select
+/= Change Opt.
F1: General Help
F2: Previous Values
F3: Optimized Defaults
F4: Save & Exit
ESC: Exit
Serial Port 6 Configuration

- **Serial Port**: [Enabled]
- **Device Settings**: IO=2E0H: IRQ=11:
- **Change Settings**: [Auto]

Enable or Disable Serial Port (COM)

- +: Select Screen
- !: Select Item
- Enter: Select
- +/- Change Opt.
- F1: General Help
- F2: Previous Values
- F3: Optimized Defaults
- F4: Save & Exit
- ESC: Exit

- **Serial Ports 1/2/3/4/5/6**
  This item allows users to enable or disable serial Ports 1/2/3/4/5/6.

- **Change Settings**
  This item allows users to change the serial port 1/2/3/4/5/6 setting.
3.2.2.6 NCT6106D Configuration

This page shows the AIMB-217 PC health status.

- **Smart Fan Function**
  
  This item allows users to enable or disable the System Smart Fan function.

- **CPU Warning Temperature**
This item allows users to set the CPU warning temperature threshold. When the system CPU reaches the warning temperature, the buzzer will beep.

- **ACPI Shutdown Temperature**
  This item allows users to set the CPU temperature threshold at which the system automatically shuts down to prevent the CPU from overheating.

- **Case Open Warning**
  This item allows users to enable or disable the Case Open Warning function.

- **Wake On Ring**
  This item allows users to enable or disable Wake On Ring functionality.

- **RS-485 AUTO FLOW**
  This item allows users to enable or disable the RS-485 AUTO FLOW function.

- **Watchdog Timer**
  This item allows users to enable or disable the Watchdog timer.

### 3.2.2.7 Smart Fan Mode Configuration

This page shows the details of Smart Fan Mode items.
3.2.2.8 Digital I/O Configuration

This item will allow users to set up Digital I/O 1~8 to "input" or "output".
3.2.2.9 S5 RTC Wake Settings

![User Manual Page]

- **Wake System From S5**
  Enable or disable system wake on alarm event.

---

AIMB-217 User Manual 52
3.2.2.10 Serial Port Console Redirection

- **Console Redirection**
  This item allows users to enable or disable console redirection.
Legacy Serial Redirection Port (COM1)
Select a COM port to display redirection of legacy OS and legacy OPROM messages.
### CPU Configuration

This page shows CPU Information.

<table>
<thead>
<tr>
<th>Active Power Cores</th>
<th>Number of cores to enable in each processor package</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel Virtualization Technology</td>
<td>When enabled, a VMM can utilize the additional hardware capabilities provided by Vanderpool Technology.</td>
</tr>
<tr>
<td>VT-d</td>
<td>Enable or disable VT-d</td>
</tr>
<tr>
<td>Bi-directional PROCHOT</td>
<td>When a processor thermal sensor trips (either core), the PROCHOT# will be driven. If bi-direction is enabled, external agents can drive PROCHOT# to throttle the processor.</td>
</tr>
<tr>
<td>Thermal Monitor</td>
<td>Enable or disable Thermal Monitor</td>
</tr>
<tr>
<td>Monitor Mwait</td>
<td>Enable/disable Monitor Mwait.</td>
</tr>
<tr>
<td>P-STATE Coordination</td>
<td>Change P-STATE Coordination type.</td>
</tr>
</tbody>
</table>
### CPU Power Management Configuration

<table>
<thead>
<tr>
<th>Setting</th>
<th>Option</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EIST</td>
<td>Enabled</td>
<td>Intel Speed Step function.</td>
</tr>
<tr>
<td>Turbo Mode</td>
<td>Enabled</td>
<td>Turbo Mode</td>
</tr>
<tr>
<td>Boot performance mode</td>
<td>Max Performance</td>
<td>Select the performance state that the BIOS will set before OS handoff.</td>
</tr>
<tr>
<td>C-States</td>
<td>Enabled</td>
<td>C-States</td>
</tr>
<tr>
<td>Enhanced C-States</td>
<td>Enabled</td>
<td>Enhanced C-States.</td>
</tr>
<tr>
<td>Max Package C State</td>
<td>[ ]</td>
<td>Controls the max package C state that the processor will support.</td>
</tr>
<tr>
<td>Max Core C State</td>
<td>[ ]</td>
<td>This option controls the Max Core C State that cores will support.</td>
</tr>
<tr>
<td>C-State Auto Demotion</td>
<td>Enabled</td>
<td>Configure C-State Auto Demotion.</td>
</tr>
<tr>
<td>C-State Un-Demotion</td>
<td>Enabled</td>
<td>Configure C-State Un-demotion.</td>
</tr>
<tr>
<td>Power Limit 1 Enable</td>
<td>Enabled</td>
<td>Enable/Disable Power Limit 1.</td>
</tr>
<tr>
<td>Power Limit 1 Clamp Mode</td>
<td>Enabled</td>
<td>Enable/Disable Power Limit 1 Clamp Mode.</td>
</tr>
<tr>
<td>Power Limit 1 Power</td>
<td>Auto</td>
<td>Enable/Disable Power Limit 1 Clamp Mode.</td>
</tr>
<tr>
<td>Power Limit 1 Time Window</td>
<td>Auto</td>
<td>Enable/Disable Power Limit 1 Clamp Mode.</td>
</tr>
</tbody>
</table>

- **EIST**: Enabled or disabled Intel Speed Step function.
- **Turbo Mode**: Enabled or disabled Turbo Mode.
- **Boot performance mode**: Select the performance state that the BIOS will set before OS handoff.
- **C-States**: Enabled or disabled C-States.
- **Enhanced C-States**: Enabled or disabled C1E. When enabled, CPU will switch to minimum speed when all cores enter C-State.
- **Max Package C State**: Controls the max package C state that the processor will support.
- **Max Core C State**: This option controls the Max Core C State that cores will support.
- **C-State Auto Demotion**: Configure C-State Auto Demotion.
- **C-State Un-Demotion**: Configure C-State Un-demotion.
- **Power Limit 1 Enable**: Enable/Disable Power Limit 1.
- **Power Limit 1 Clamp Mode**: Enable/Disable Power Limit 1 Clamp Mode.
- **Power Limit 1 Power**: Power Limit 1 in Watts. Auto will program Power Limit 1 based on silicon default support value.
### Power Limit 1 Time Window

Power Limit 1 Time Window Value in seconds. Auto will program Power Limit 1 Time Window based on silicon default support value.

#### 3.2.2.12 Network Stack Configuration

**Network Stack Configuration**

- **Enable or disable UEFI Network Stack.**
### 3.2.2.13 CSM Configuration

#### CSM Support

Enable or disable CSM Support..
3.2.2.14 NVMe Configuration

---

**Setup Item Hidden**
- Realtek PCIe BBE Family Controller (AHCI000000000:00:00:0)
- Realtek PCIe BBE Family Controller (AHCI000000000:00:00:1)

**NVMe Device Options Settings**
- +/-: Select Screen
- Q: Select Item
- Enter: Select
- +/-: Change Opt.
- F1: General Help
- F2: Previous Values
- F3: Optimized Defaults
- F4: Save & Exit
- ESC: Exit

---

**NVMe controller and Drive Information**

No NVME Device Found

---

Version 2.18.1268, Copyright (C) 2017 American Megatrends, Inc.
### 3.2.2.15 USB Configuration

#### Legacy USB support

<table>
<thead>
<tr>
<th>USB Configuration Parameters</th>
</tr>
</thead>
<tbody>
<tr>
<td>USB Configuration Parameters</td>
</tr>
<tr>
<td>USB Module Version</td>
</tr>
<tr>
<td>USB Controllers:</td>
</tr>
<tr>
<td>USB Devices:</td>
</tr>
<tr>
<td>Legacy USB Support</td>
</tr>
<tr>
<td>USB Mass Storage Driver Support</td>
</tr>
<tr>
<td>USB Hardware delays and time-outs:</td>
</tr>
<tr>
<td>USB transfer time-out</td>
</tr>
<tr>
<td>Device reset time-out</td>
</tr>
<tr>
<td>Device power-up delay</td>
</tr>
<tr>
<td>Mass Storage Devices:</td>
</tr>
<tr>
<td>JetFlash Transcend 32GB 1100</td>
</tr>
</tbody>
</table>

- Enables legacy USB support. AUTO option disables legacy support if no USB devices are connected. DISABLE option will keep USB devices available only for EFI applications.

- **Legacy USB support**
  
  Enables support for legacy USB. Auto option disables legacy support if no USB devices are connected. DISABLE option will keep USB devices available only for EFI applications.
- **XHCI Hands Off**
  This is a workaround for OSes without XHCI hand-off support. The XHCI ownership change should claim by XHCI driver.

- **USB Mass Storage Driver Support**
  This item allows users to enable or disable USB Mass Storage Driver.

- **USB transfer time-out**
  Time-out value for control, bulk, and interrupt transfers.

- **Device reset time-out**
  USB mass storage device starts unit command time-out.

- **Device power-up delay**
  Maximum time the device will take before it properly report itself to the host controller. 'Auto' uses default value: for a Root port it is 100 ms, for a Hub port the delay is taken from Hub descriptor.

- **Mass storage device**
  Mass storage device emulation type. 'AUTO' enumerates devices according to their media format. Optical drives are emulated as 'CDROM', drives with no media will be emulated according to a drive type.

### 3.2.2.16 Platform Trust Technology

<table>
<thead>
<tr>
<th>Setup Item Hidden</th>
<th>[Enabled]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Realtek PCIe 88E Family Controller (MAE:00x:00:EE:EF:7C)</td>
<td></td>
</tr>
<tr>
<td>Realtek PCIe 88E Family Controller (MAE:00x:00:EE:EF:7D)</td>
<td></td>
</tr>
<tr>
<td>Trusted Computing</td>
<td></td>
</tr>
<tr>
<td>ACPI Settings</td>
<td></td>
</tr>
<tr>
<td>SMART Settings</td>
<td></td>
</tr>
<tr>
<td>NCT600D Super IO Configuration</td>
<td></td>
</tr>
<tr>
<td>NCT600D Configuration</td>
<td></td>
</tr>
<tr>
<td>ESRT Wake Settings</td>
<td></td>
</tr>
<tr>
<td>Serial Port Console Redirection</td>
<td></td>
</tr>
<tr>
<td>CPU Configuration</td>
<td></td>
</tr>
<tr>
<td>Network Stack Configuration</td>
<td></td>
</tr>
<tr>
<td>GCM Configuration</td>
<td></td>
</tr>
<tr>
<td>VMM Configuration</td>
<td></td>
</tr>
<tr>
<td>USB Configuration</td>
<td></td>
</tr>
<tr>
<td>Platform Trust Technology</td>
<td></td>
</tr>
<tr>
<td>Security Configuration</td>
<td></td>
</tr>
</tbody>
</table>

- **Platform Trust Technology**

  +: Select Screen
  11: Select Item
  Enter: Select
  +/-: Change Opt.
  F1: General Help
  F2: Previous Values
  F3: Optimized Defaults
  F4: Save & Exit
  ESC: Exit
fTPM

Enabled or disabled fTPM

3.2.2.17 Security Configuration
- **TXE HMRFPO**
  This item allows users to enable or disable TXE HMRFPO.

- **TXE EOP Message**
  Send EOP Message before Enter OS.
3.2.3 Chipset

This page provides information of the chipset on AIMB-217.

3.2.3.1 North Bridge

Max TOLUD

This item allows users to select the maximum value of TOLUD.
- **PCIE VGA Workaround**
  Enable it if your PCIe card cannot boot to DOS. This is for Test only.

- **Primary IGFX Boot Display**
  Select the Video Device which will be activated during POST. This has no effect if external graphics present. Secondary boot display selection will appear based on your selection. VGA modes will be supported only on primary display.

- **LVDS Panel Type**
  LVDS Panel Type selection
3.2.3.2 South Bridge

- **OS Selection**
  - Select the target OS.
3.2.3.3 Uncore Configuration

**GOP Configuration**

- **GOP Driver**
  Enable GOP Driver will unload VBIOS; Disable it will load VBIOS.

- **Intel Graphics Pei Display Peim**
Enable/Disable Pei (Early) Display.

- **GOP Brightness Level**
  Set GOP Brightness level; value ranges from 0~255.

- **VBT Select**
  Select VBT for GOP driver.

- **IGD Configuration**

  - **Integrated Graphics Device**
    Enable: Enable Integrated Graphics Device (IGD) when selected as the primary video adaptor.
    Disable: Always disable IGD.

  - **Primary Display**
    Select which of IGD/PCI Graphics device should be Primary Display.

  - **RC6 (Render Standby)**
    Check to enable render standby support, RC6 should be enabled if S0ix is enabled. This item will be read only if S0ix is enabled.

  - **GTT Size**
    Select the GTT Size.

  - **Aperture Size**
    Select the Aperture Size

  - **DVMT Pre-Allocated**
    Select DVMT 5.0 Pre-Allocated (Fixed) Graphics Memory size used by the Internal Graphics Device.

  - **DVMT Total Gfx Mem**
    Select DVMT 5.0 Total Graphic Memory size used by the Internal Graphics Device.

  - **Cd Clock Frequency**
    Select the highest Cd Clock frequency supported by the platform.

  - **GT PM Support**
    Enable/Disable GT PM Support.

  - **PAVP Enable**
    Enable/Disable PAVP

  - **BIA**
    Auto: GMCH Use VBIOS Default;
    Level n: Enabled with Selected Aggressiveness Level.

  - **ALS Support**
    Valid only for ACPI.

  - **IGD Flat Panel**
    Select IGD Flat Panel

  - **IGD Boot Type**
    Select preference for Integrated Graphics Device (IGD) display interface used when system boots.
### Panel Scaling
Select Panel Scaling

### GMCH BLC Control
Back Light Control Setting.

### Memory Configuration

#### Memory Scrambler
Enable/Disable Memory Scrambler support.

#### IPU PCI Device Configuration

#### IPU Enable/Disable
Enabled or disabled IPU Device
3.2.3.4 South Cluster Configuration

### PCI Express Configuration
SATA Drives

– **Chipset SATA**
  Enables or disables the chipset SATA controller. The chipset SATA controller supports the 2 black internal SATA ports (up to 3Gb/s supported per port).

– **SATA Mode Selection**
  This item allows users to select mode of SATA controller(s).

– **Aggressive LPM Support**
  This item allows users to enable or disable Aggressive LPM Support.

– **Port 1**
  This item allows users to enable or disable the Serial-ATA Port 1 device.

– **Spin Up Device**
  This item allows users to enable or disable the Spin Up Device.

– **SATA Device Type**
  Identify the SATA port is connected to Solid State Drive or Hard Disk Drive.

– **Port 2**
  This item allows users to enable or disable the Serial-ATA Port 2 device

– **Spin Up Device**
  This item allows users to enable or disable the Spin Up Device.

– **SATA Device Type**
  Identify the SATA port is connected to Solid State Drive or Hard Disk Drive.
– LAN1 Control
Enable or disable the LAN 1 control.

– LAN2 Control
Enable or disable the LAN 2 control.

– HD-Audio Support
Enable or disable HD-Audio Support.

– High Precision Timer
Enable or disable High Precision Timer

– Restore AC Power Loss
This item allows users to select off, on and last state.

– BIOS Lock
Enable/Disable the BIOS Lock Enable feature.

– RTC Lock
Enable or disable bytes 38h-3Fh in the upper and lower 128-byte bank of RTC RAM lockdown.

– Flash Protection Range Registers
Enable or disable Flash Protection Range Registers

– PCIE Wake
Enable or disable PCIE to wake the system from S5.
PCI Express Configuration

- **PCI Express Clock Gating**
  Enable or disable PCI Express Clock Gating

- **Port8xh Decode**
  Enable or disable Port8xh Decode

- **Peer Memory Write Enable**
  Enable or disable Peer Memory Write

- **Compliance Mode**
  Enable or disable Compliance Mode
PCI Express Root Port 1/2/3/6

Control the PCI Express Root Port.

- **ASPM**
  PCI Express Active State Power Management settings.

- **L1 Substates**
  PCI Express L1 Substates settings.

- **ACS**
  Enable/Disable Access Control Services Extended Capability.

- **URR**
  PCI Express Unsupported Request Reporting Enable/Disable.

- **FER**
  PCI Express Device Fatal Error Reporting Enable/Disable.

- **NFER**
  PCI Express Device Non-Fatal Error Reporting Enable/Disable.

- **CER**
  PCI Express Device Correctable Error Reporting Enable/Disable.

- **CTO**
  PCI Express Completion Timer TO Enable/Disable.

- **SEFE**
  Root PCI Express System Error on Fatal Error Enable/Disable.

- **SENFE**
  Root PCI Express System Error on Non-Fatal Error Enable/Disable.

- **SECE**
  Root PCI Express System Error on Correctable Error Enable/Disable.

- **PME SCI**
  PCI Express PME SCI Enable/Disable.
– **Hot Plug**
PCI Express Hot Plug Enable/Disable.

– **PCle Speed**
Configure PCle Speed.

– **Transmitter Half swing**
Transmitter Half Swing Enable/Disable.

– **PCH PCIE LTR**
PCH PCIE Latency Reporting Enable/Disable.

– **Snoop Latency Override**
Snoop Latency Override for PCH PCIE.
Disabled: Disable override.
Manual: Manually enter override values.
Auto (default): Maintain default BIOS flow.

– **Non Snoop Latency Override**
Non Snoop Latency Override for PCH PCIE.
Disabled: Disable override.
Manual: Manually enter override values.
Auto (default): Maintain default BIOS flow.

– **PCIE LTR Lock**
PCIE LTR Configuration Lock.

– **PCle Selectable De-emphasis**
When the Link is operating at 5.0 GT/s speed, this bit selects the level of de-emphasis for an Upstream component.
LAN1/LAN2 Control

- **ASPM**
  PCI Express Active State Power Management settings.
- **L1 Substates**
  PCI Express L1 Substates settings.
- **ACS**
  Enable/Disable Access Control Services Extended Capability.
- **URR**
  PCI Express Unsupported Request Reporting Enable/Disable.
- **FER**
  PCI Express Device Fatal Error Reporting Enable/Disable.
- **NFER**
  PCI Express Device Non-Fatal Error Reporting Enable/Disable.
- **CER**
  PCI Express Device Correctable Error Reporting Enable/Disable.
- **CTO**
  PCI Express Completion Timer TO Enable/Disable.
- **SEFE**
  Root PCI Express System Error on Fatal Error Enable/Disable.
- **SENFE**
  Root PCI Express System Error on Non-Fatal Error Enable/Disable.
- **SECE**
  Root PCI Express System Error on Correctable Error Enable/Disable.
- **PME SCI**
  PCI Express PME SCI Enable/Disable
- **Hot Plug**
  PCI Express Hot Plug Enable/Disable.
– **PCIe Speed**
  Configure PCIe Speed.

– **Transmitter Half swing**
  Transmitter Half Swing Enable/Disable.

– **PCH PCIe LTR**
  PCH PCIe Latency Reporting Enable/Disable.

– **Snoop Latency Override**
  Snoop Latency Override for PCH PCIe.
  Disabled: Disable override.
  Manual: Manually enter override values.
  Auto (default): Maintain default BIOS flow.

– **Non Snoop Latency Override**
  Non Snoop Latency Override for PCH PCIe.
  Disabled: Disable override.
  Manual: Manually enter override values.
  Auto (default): Maintain default BIOS flow.

– **PCIe Selectable De-emphasis**
  When the Link is operating at 5.0 GT/s speed, this bit selects the level of de-emphasis for an Upstream component.

### 3.2.4 Security

Select Security Setup from the AIMB-217 Setup main BIOS setup menu. All Security Setup options, such as password protection and virus protection are described in this section. To access the sub menu for the following items, select the item and press <Enter>: Change Administrator / User Password.
3.2.4.1 Secure Boot

- **Attempt Secure Boot**
  Secure Boot activated when platform key(PK) is enrolled, system mode is user/deployed, and CSM function is disabled.

- **Secure Boot Mode**
  Secure Boot mode - Custom & Standard, Set UEFI Secure Boot Mode to STANDARD mode or CUSTOM mode, this change is effect after save. And after reset, the mode will return to STANDARD mode.
3.2.5 Boot

- **Bootup NumLock State**
  Select the keyboard Numlock state.

- **Quiet Boot**
  Enables or disabled Quiet Boot option.
3.2.6 Save and Exit

- **Save Changes and Exit**
  This item allows users to exit system setup after saving changes.

- **Discard Changes and Exit**
  This item allows users to exit the system setup without saving changes.

- **Save Changes and Reset**
  This item allows users to reset the system setup after saving changes.

- **Discard Changes and Reset**
  This item allows users to reset the system setup without saving changes.

- **Save Changes**
  This item allows users to save changes done so far to any of the setup options.

- **Discard Changes**
  This item allows users to discard changes done so far to any of the setup options.

- **Restore Defaults**
  This item allows users to restore/load the default values for all options.

- **Save as User Defaults**
  This item allows users to save changes done so far as user defaults.

- **Restore User Defaults**
  This item allows users to restore the user defaults for all options.

- **Launch EFI Shell From a File system Device**
  Attempts to Launch EFI Shell application (Shell.efi) from one of the available filesystem devices.
Chapter 4

Software and Service

Introduction
4.1 Introduction

The mission of Advantech Embedded Software Services is to “enhance users’ quality of life with Advantech platforms and Microsoft® Windows® embedded technology”. We equip Advantech platforms with Windows® embedded software products to more effectively support the embedded computing community. This eliminates the hassle of dealing with multiple vendors (hardware suppliers, system integrators, and embedded OS distributors) for specific projects. Our aim is to make Windows® embedded software solutions widely available to the embedded computing community.

4.2 Value-Added Software Services

Software API: An interface that defines the ways in which an application program may request services from libraries and/or operating systems. This software provides not only the underlying drivers required, but also a rich set of user-friendly, intelligent, and integrated interfaces that speed development, enhance security, and offer add-on value for Advantech platforms. Furthermore, this software serves as a catalyst between developers and solutions, making Advantech embedded platforms easier and simpler to adopt and operate with customer applications.

4.2.1 Software API

4.2.1.1 Control

GPIO

General purpose input/output is a flexible parallel interface that allows various custom connections. This interface also enables users to monitor the level of signal input or set the output status to switch the device on or off. Our API also provides programmable GPIO, enabling developers to dynamically set the GPIO input or output status.

SMBus

SMBus is a system management bus defined by Intel Corporation in 1995. This interface is used in personal computers and servers for low-speed system management communications. The SMBus API allows developers to interface with an embedded system environment and transfer serial messages using SMBus protocols, facilitating multiple simultaneous device control.

4.2.1.2 Display

Brightness Control

The Brightness Control API allows developers to access embedded devices and easily control brightness.
4.2.1.3 Monitor

Watchdog

A watchdog timer is a device that performs a specific operation after a specified period of time when a malfunction occurs and the system cannot recover on its own. A watchdog timer can be programmed to perform a warm booting (system restart) after a certain number of seconds.

Hardware Monitor

The Hardware Monitor API is a system health supervision API that inspects certain condition indices, such as fan speed, temperature, and voltage.

4.2.1.4 Power Saving

CPU Speed

This feature uses Intel SpeedStep® Technology to reduce the system power consumption. The system automatically adjusts the CPU speed according to the system load.

System Throttling

This refers to a series of methods for reducing system power consumption by lowering the clock frequency. This API allows users to adjust the clock frequency from 87.5% to 12.5%.

Backlight

The Backlight API allows developers to control the backlight (screen) in embedded devices.
4.2.2 Software Utility

BIOS Flash
The BIOS Flash utility allows customers to update the flash ROM BIOS version, or backup the current BIOS by copying the configuration from the flash chip to a file on the users’ disk. The BIOS Flash utility also features a command line version and API for rapid implementation in customized applications.

Embedded Security ID
Embedded applications are the most important responsibilities for system integrators because they contain valuable intellectual property, design knowledge, and innovations, and are easily copied. This Embedded Security ID utility offers reliable security functions that allow users to secure application data within embedded BIOS.

Monitoring
The Monitoring API is a utility that allows users to monitor the system health indicators, such as voltage, CPU and system temperature, and fan speed. These system values are crucial. If critical errors occur and are not solved immediately, permanent damage to the device may result.
5.1 Before Installation

Before installing the enhanced display drivers and utility software, please read the instructions provided in this chapter carefully. The drivers for AIMB-217 are provided on Advantech support website: http://support.advantech.com/Support/. This driver will guide and link users to the utilities and drivers required for Microsoft Windows-based systems. Software updates can be accessed from Microsoft® software service packs.

**Note!** The files on the website are compressed. Do not attempt to install the drivers by copying the files manually. The Setup program provided must be used to install the drivers.

Please note, for most display drivers, the relevant software application must be installed on the system before enhanced display drivers can be installed. In addition, for many of the installation procedures, user familiarity with both the relevant software applications and operating system commands is assumed. Thus, users are advised to review relevant operating system commands and pertinent sections of the application software user manual before attempting installation.

5.2 Introduction

The Intel® Chipset Software Installation (CSI) utility installs the Microsoft Windows INF files that specify the chipset component configuration on the OS. This is essential to enable the following features and functionality:

- Core PCI PnP services
- Serial ATA interface support
- USB support
- Identification of Intel® chipset components in the device manager

**Note!** This utility is used for the following versions of Windows, and it has to be installed before installing all the other drivers:

- Windows 10 (64 bit)
6.1 Introduction

To benefit from the Intel® Pentium N4200, Celeron N3350, Atom x7-E3950 integrated graphics controller, users must install the graphics driver.

6.2 Windows 10

*Note!* Before installing this driver, ensure the CSI utility is installed on the system. See Chapter 5 for information regarding installing the CSI utility.

Download the driver from website on your computer. Navigate to the "Graphics" folder and click "setup.exe" to complete the installation of the drivers for Windows 10.
7.1 **Introduction**

The AIMB-217 system features dual Gigabit Ethernet LANs via dedicated PCI Express x1 lanes (Realtek RTL8111G (LAN1) and Realtek RTL8111G (LAN2)) that offer a bandwidth of up to 500 MB/sec, eliminating bottlenecks in the flow of network data by incorporating Gigabit Ethernet at 1000 Mbps.

7.2 **Features**

- Integrated 10/100/1000 Mbps transceiver
- 10/100/1000 Mbps triple-speed MAC
- High-speed RISC core with 24-KB cache
- On-chip voltage regulation
- Wake-on-LAN (WOL) support
- PCI Express X1 host interface

7.3 **Installation**

*Note! Before installing LAN drivers, ensure the CSI utility is installed on the system. See Chapter 5 for information regarding installing the CSI utility.*

The Realtek 8111G (LAN1) and Realtek 8111G (LAN2) Gigabit integrated controllers support all major network operating systems. However, the installation procedure varies between systems. Please follow the driver setup procedure instructions specific to the operating system installed.

7.4 **Windows 10 Driver Setup (Realtek 8111G)**

Download the driver from website on your computer. Navigate to the "AIMB-217 Realtek LAN" folder and click "setup.exe" to complete the installation of the drivers.

<table>
<thead>
<tr>
<th>Download File</th>
<th>Released Date</th>
<th>Download Site</th>
</tr>
</thead>
<tbody>
<tr>
<td>AIMB-217_Others_Win10(64bit).zip</td>
<td>2017-01-18</td>
<td>Primary</td>
</tr>
<tr>
<td>AIMB-217_Intel Super IO_Win10(64bit).zip</td>
<td>2017-01-18</td>
<td>Primary</td>
</tr>
<tr>
<td>AIMB-217_COM_Win10(64bit).zip</td>
<td>2017-01-18</td>
<td>Primary</td>
</tr>
<tr>
<td>AIMB-217_Chipset_Win10(64bit).zip</td>
<td>2017-01-18</td>
<td>Primary</td>
</tr>
<tr>
<td>AIMB-217_Realtek_LAN_Win10(64bit).zip</td>
<td>2017-01-18</td>
<td>Primary</td>
</tr>
<tr>
<td>AIMB-217_Intel TXE_Win10(64bit).zip</td>
<td>2017-01-17</td>
<td>Primary</td>
</tr>
<tr>
<td>AIMB-217_Graphics_Win10(64bit).zip</td>
<td>2017-01-17</td>
<td>Primary</td>
</tr>
<tr>
<td>AIMB-217_Audio_Win10(64bit).zip</td>
<td>2017-01-17</td>
<td>Primary</td>
</tr>
</tbody>
</table>
## A.1 Pin Assignments

### Table A.1: ATX_5VSB1

<table>
<thead>
<tr>
<th>PIN</th>
<th>PIN_NAME</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>+V5SB_IN</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>PS_ON#</td>
<td></td>
</tr>
</tbody>
</table>

### Table A.2: EDP1

<table>
<thead>
<tr>
<th>PIN</th>
<th>PIN_NAME</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>eDP_z_TX0-</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>eDP_z_TX3-</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>eDP_z_TX0+</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>eDP_z_TX3+</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>NC</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>eDP_z_TX1-</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>eDP_z_TX1+</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>eDP_z_AUX-</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>eDP_z_AUX+</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>eDP_z_TX2-</td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>eDP_z_TX2+</td>
<td></td>
</tr>
<tr>
<td>18</td>
<td>eDP1_HPD</td>
<td></td>
</tr>
<tr>
<td>19</td>
<td>VDD_EDP</td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>VDD_EDP</td>
<td></td>
</tr>
</tbody>
</table>
### Table A.3: LVDS2

<table>
<thead>
<tr>
<th>PIN</th>
<th>PIN_NAME</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>GND</td>
</tr>
<tr>
<td>2</td>
<td>+V5</td>
</tr>
<tr>
<td>3</td>
<td>LVDS2_BKLTEN</td>
</tr>
<tr>
<td>4</td>
<td>LVDS2_GPIO3</td>
</tr>
<tr>
<td>5</td>
<td>LVDS2_VDD_EN</td>
</tr>
<tr>
<td>6</td>
<td>LVDS2_GPIO2</td>
</tr>
<tr>
<td>7</td>
<td>LVDS_RESET</td>
</tr>
<tr>
<td>8</td>
<td>LVDS2_GPIO1</td>
</tr>
<tr>
<td>9</td>
<td>NC</td>
</tr>
<tr>
<td>10</td>
<td>LVDS2_GPIO0</td>
</tr>
</tbody>
</table>

### Table A.4: INV2

<table>
<thead>
<tr>
<th>PIN</th>
<th>PIN_NAME</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>+V12_INV2</td>
</tr>
<tr>
<td>2</td>
<td>GND</td>
</tr>
<tr>
<td>3</td>
<td>INV2_ENBKLN</td>
</tr>
<tr>
<td>4</td>
<td>INV2_VBR</td>
</tr>
<tr>
<td>5</td>
<td>+V5_INV2</td>
</tr>
<tr>
<td>PIN</td>
<td>PIN_NAME</td>
</tr>
<tr>
<td>-----</td>
<td>---------------</td>
</tr>
<tr>
<td>1</td>
<td>VDD_LVDS1</td>
</tr>
<tr>
<td>2</td>
<td>VDD_LVDS1</td>
</tr>
<tr>
<td>3</td>
<td>LVDS_DET#</td>
</tr>
<tr>
<td>4</td>
<td>GND</td>
</tr>
<tr>
<td>5</td>
<td>VDD_LVDS1</td>
</tr>
<tr>
<td>6</td>
<td>VDD_LVDS1</td>
</tr>
<tr>
<td>7</td>
<td>LVDS1_A0N</td>
</tr>
<tr>
<td>8</td>
<td>LVDS1_A4N</td>
</tr>
<tr>
<td>9</td>
<td>LVDS1_A0P</td>
</tr>
<tr>
<td>10</td>
<td>LVDS1_A4P</td>
</tr>
<tr>
<td>11</td>
<td>GND</td>
</tr>
<tr>
<td>12</td>
<td>GND</td>
</tr>
<tr>
<td>13</td>
<td>LVDS1_A1N</td>
</tr>
<tr>
<td>14</td>
<td>LVDS1_A5N</td>
</tr>
<tr>
<td>15</td>
<td>LVDS1_A1P</td>
</tr>
<tr>
<td>16</td>
<td>LVDS1_A5P</td>
</tr>
<tr>
<td>17</td>
<td>GND</td>
</tr>
<tr>
<td>18</td>
<td>GND</td>
</tr>
<tr>
<td>19</td>
<td>LVDS1_A2N</td>
</tr>
<tr>
<td>20</td>
<td>LVDS1_A6N</td>
</tr>
<tr>
<td>21</td>
<td>LVDS1_A2P</td>
</tr>
<tr>
<td>22</td>
<td>LVDS1_A6P</td>
</tr>
<tr>
<td>23</td>
<td>GND</td>
</tr>
<tr>
<td>24</td>
<td>GND</td>
</tr>
<tr>
<td>25</td>
<td>LVDS1_CLK1N</td>
</tr>
<tr>
<td>26</td>
<td>LVDS1_CLK2N</td>
</tr>
<tr>
<td>27</td>
<td>LVDS1_CLK1P</td>
</tr>
<tr>
<td>28</td>
<td>LVDS1_CLK2P</td>
</tr>
<tr>
<td>29</td>
<td>GND</td>
</tr>
<tr>
<td>30</td>
<td>GND</td>
</tr>
<tr>
<td>31</td>
<td>LVDS1_SCD</td>
</tr>
<tr>
<td>32</td>
<td>LVDS1_SDD</td>
</tr>
<tr>
<td>33</td>
<td>GND</td>
</tr>
<tr>
<td>34</td>
<td>GND</td>
</tr>
<tr>
<td>35</td>
<td>LVDS1_A3N</td>
</tr>
<tr>
<td>36</td>
<td>LVDS1_A7N</td>
</tr>
<tr>
<td>37</td>
<td>LVDS1_A3P</td>
</tr>
<tr>
<td>38</td>
<td>LVDS1_A7P</td>
</tr>
<tr>
<td>39</td>
<td>LVDS1_y_ENBKL</td>
</tr>
<tr>
<td>40</td>
<td>LVDS1_VCON</td>
</tr>
</tbody>
</table>
## Table A.6: JAMP1

<table>
<thead>
<tr>
<th>PIN</th>
<th>PIN_NAME</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>GND</td>
</tr>
<tr>
<td>2</td>
<td>AMP_SIDE-L</td>
</tr>
<tr>
<td>3</td>
<td>GND</td>
</tr>
<tr>
<td>4</td>
<td>AMP_SIDE-R</td>
</tr>
</tbody>
</table>
### Table A.7: FP_AUDIO1

<table>
<thead>
<tr>
<th>PIN</th>
<th>PIN_NAME</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>MIC2L</td>
</tr>
<tr>
<td>2</td>
<td>AGND</td>
</tr>
<tr>
<td>3</td>
<td>MIC2R</td>
</tr>
<tr>
<td>4</td>
<td>AFP_PRESEN# (Pull Up to +V3.3A)</td>
</tr>
<tr>
<td>5</td>
<td>LINE2R</td>
</tr>
<tr>
<td>6</td>
<td>MIC2-JD</td>
</tr>
<tr>
<td>7</td>
<td>SENSEB</td>
</tr>
<tr>
<td>8</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>LINE2L</td>
</tr>
<tr>
<td>10</td>
<td>LINE2-JD</td>
</tr>
</tbody>
</table>

![FP_AUDIO1 Diagram](image)

### Table A.8: INV1

<table>
<thead>
<tr>
<th>PIN</th>
<th>PIN_NAME</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>+V12_INV1</td>
</tr>
<tr>
<td>2</td>
<td>GND</td>
</tr>
<tr>
<td>3</td>
<td>INV1_ENBKL</td>
</tr>
<tr>
<td>4</td>
<td>INV1_VBR</td>
</tr>
<tr>
<td>5</td>
<td>+V5_INV1</td>
</tr>
</tbody>
</table>

![INV1 Diagram](image)
### Table A.9: SPDIF_OUT1

<table>
<thead>
<tr>
<th>PIN</th>
<th>PIN_NAME</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>+V5</td>
</tr>
<tr>
<td>2</td>
<td>NC</td>
</tr>
<tr>
<td>3</td>
<td>SPDIF_O</td>
</tr>
<tr>
<td>4</td>
<td>GND</td>
</tr>
</tbody>
</table>

![SPDIF_OUT1 Diagram](image)

### Table A.10: COM1

<table>
<thead>
<tr>
<th>PIN</th>
<th>PIN_NAME</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>COM1_DCD#</td>
</tr>
<tr>
<td>2</td>
<td>COM1_DSR#</td>
</tr>
<tr>
<td>3</td>
<td>COM1_SIN</td>
</tr>
<tr>
<td>4</td>
<td>COM1_RTS#</td>
</tr>
<tr>
<td>5</td>
<td>COM1_SOUT</td>
</tr>
<tr>
<td>6</td>
<td>COM1_CTS#</td>
</tr>
<tr>
<td>7</td>
<td>COM1_DTR#</td>
</tr>
<tr>
<td>8</td>
<td>COM1_RI#</td>
</tr>
<tr>
<td>9</td>
<td>GND</td>
</tr>
</tbody>
</table>

![COM1 Diagram](image)
### Table A.11: COM2

<table>
<thead>
<tr>
<th>PIN</th>
<th>PIN_NAME</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>COM2_DCD#</td>
</tr>
<tr>
<td>2</td>
<td>COM2_DSR#</td>
</tr>
<tr>
<td>3</td>
<td>COM2_SIN</td>
</tr>
<tr>
<td>4</td>
<td>COM2_RTS#</td>
</tr>
<tr>
<td>5</td>
<td>COM2_SOUT</td>
</tr>
<tr>
<td>6</td>
<td>COM2_CTS#</td>
</tr>
<tr>
<td>7</td>
<td>COM2_DTR#</td>
</tr>
<tr>
<td>8</td>
<td>COM2_RI#</td>
</tr>
<tr>
<td>9</td>
<td>GND</td>
</tr>
</tbody>
</table>

![COM2 Diagram]

### Table A.12: USB0506

<table>
<thead>
<tr>
<th>PIN</th>
<th>PIN_NAME</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>USBV45</td>
</tr>
<tr>
<td>2</td>
<td>USBV45</td>
</tr>
<tr>
<td>3</td>
<td>USB_CM_N4</td>
</tr>
<tr>
<td>4</td>
<td>USB_CM_N5</td>
</tr>
<tr>
<td>5</td>
<td>USB_CM_P4</td>
</tr>
<tr>
<td>6</td>
<td>USB_CM_P5</td>
</tr>
<tr>
<td>7</td>
<td>GND</td>
</tr>
<tr>
<td>8</td>
<td>GND</td>
</tr>
<tr>
<td>10</td>
<td>GND</td>
</tr>
</tbody>
</table>

![USB0506 Diagram]
### Table A.13: USB0708

<table>
<thead>
<tr>
<th>PIN</th>
<th>PIN_NAME</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>USBV67</td>
</tr>
<tr>
<td>2</td>
<td>USBV67</td>
</tr>
<tr>
<td>3</td>
<td>USB_H0CM_N6</td>
</tr>
<tr>
<td>4</td>
<td>USB_H0CM_N7</td>
</tr>
<tr>
<td>5</td>
<td>USB_H0CM_P6</td>
</tr>
<tr>
<td>6</td>
<td>USB_H0CM_P7</td>
</tr>
<tr>
<td>7</td>
<td>GND</td>
</tr>
<tr>
<td>8</td>
<td>GND</td>
</tr>
<tr>
<td>10</td>
<td>GND</td>
</tr>
</tbody>
</table>

![USB0708 Pin Assignments Diagram](image)

### Table A.14: COM3456

<table>
<thead>
<tr>
<th>PIN</th>
<th>PIN_NAME</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>COM3_DCD#</td>
</tr>
<tr>
<td>2</td>
<td>COM3_DSR#</td>
</tr>
<tr>
<td>3</td>
<td>COM3_SIN</td>
</tr>
<tr>
<td>4</td>
<td>COM3_RTS#</td>
</tr>
<tr>
<td>5</td>
<td>COM3_SOUT</td>
</tr>
<tr>
<td>6</td>
<td>COM3_CTS#</td>
</tr>
<tr>
<td>7</td>
<td>COM3_DTR#</td>
</tr>
<tr>
<td>8</td>
<td>COM3_RI#</td>
</tr>
<tr>
<td>9</td>
<td>GND</td>
</tr>
<tr>
<td>10</td>
<td>GND</td>
</tr>
<tr>
<td>11</td>
<td>COM4_DCD#</td>
</tr>
<tr>
<td>12</td>
<td>COM4_DSR#</td>
</tr>
<tr>
<td>13</td>
<td>COM4_SIN</td>
</tr>
<tr>
<td>14</td>
<td>COM4_RTS#</td>
</tr>
<tr>
<td>15</td>
<td>COM4_SOUT</td>
</tr>
<tr>
<td>16</td>
<td>COM4_CTS#</td>
</tr>
<tr>
<td>17</td>
<td>COM4_DTR#</td>
</tr>
<tr>
<td>18</td>
<td>COM4_RI#</td>
</tr>
<tr>
<td>19</td>
<td>GND</td>
</tr>
<tr>
<td>20</td>
<td>GND</td>
</tr>
<tr>
<td>21</td>
<td>COM5_DCD#</td>
</tr>
<tr>
<td>22</td>
<td>COM5_DSR#</td>
</tr>
<tr>
<td>23</td>
<td>COM5_SIN</td>
</tr>
<tr>
<td>24</td>
<td>COM5_RTS#</td>
</tr>
</tbody>
</table>
### Table A.14: COM3456

<table>
<thead>
<tr>
<th></th>
<th>PIN_NAME</th>
</tr>
</thead>
<tbody>
<tr>
<td>25</td>
<td>COM5_SOUT</td>
</tr>
<tr>
<td>26</td>
<td>COM5_CTS#</td>
</tr>
<tr>
<td>27</td>
<td>COM5_DTR#</td>
</tr>
<tr>
<td>28</td>
<td>COM5_RI#</td>
</tr>
<tr>
<td>29</td>
<td>GND</td>
</tr>
<tr>
<td>30</td>
<td>GND</td>
</tr>
<tr>
<td>31</td>
<td>COM6_DCD#</td>
</tr>
<tr>
<td>32</td>
<td>COM6_DSR#</td>
</tr>
<tr>
<td>33</td>
<td>COM6_SIN</td>
</tr>
<tr>
<td>34</td>
<td>COM6_RTS#</td>
</tr>
<tr>
<td>35</td>
<td>COM6_SOUT</td>
</tr>
<tr>
<td>36</td>
<td>COM6_CTS#</td>
</tr>
<tr>
<td>37</td>
<td>COM6_DTR#</td>
</tr>
<tr>
<td>38</td>
<td>COM6_RI_V#</td>
</tr>
<tr>
<td>39</td>
<td>GND</td>
</tr>
<tr>
<td>40</td>
<td>GND</td>
</tr>
</tbody>
</table>

![Image of COM3456 pinout](image1)

### Table A.15: SATA_PWR1, SATA_PWR2

<table>
<thead>
<tr>
<th></th>
<th>PIN_NAME</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>+V5</td>
</tr>
<tr>
<td>2</td>
<td>GND</td>
</tr>
<tr>
<td>3</td>
<td>GND</td>
</tr>
<tr>
<td>4</td>
<td>+V12</td>
</tr>
</tbody>
</table>

![Image of SATA_PWR1 and SATA_PWR2 pinouts](image2)
## Table A.16: GPIO1

<table>
<thead>
<tr>
<th>PIN</th>
<th>PIN_NAME</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>SIO_GPIO0</td>
</tr>
<tr>
<td>2</td>
<td>SIO_GPIO4</td>
</tr>
<tr>
<td>3</td>
<td>SIO_GPIO1</td>
</tr>
<tr>
<td>4</td>
<td>SIO_GPIO5</td>
</tr>
<tr>
<td>5</td>
<td>SIO_GPIO2</td>
</tr>
<tr>
<td>6</td>
<td>SIO_GPIO6</td>
</tr>
<tr>
<td>7</td>
<td>SIO_GPIO3</td>
</tr>
<tr>
<td>8</td>
<td>SIO_GPIO7</td>
</tr>
<tr>
<td>9</td>
<td>VCC_GPIO</td>
</tr>
<tr>
<td>10</td>
<td>GND</td>
</tr>
</tbody>
</table>

![GPIO1 Diagram](image)

## Table A.17: SYSFAN1

<table>
<thead>
<tr>
<th>PIN</th>
<th>PIN_NAME</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>GND</td>
</tr>
<tr>
<td>2</td>
<td>VCC</td>
</tr>
<tr>
<td>3</td>
<td>FEEDBACK</td>
</tr>
<tr>
<td>4</td>
<td>PWM</td>
</tr>
</tbody>
</table>

![SYSFAN1 Diagram](image)
### Table A.18: JFP1

<table>
<thead>
<tr>
<th>PIN</th>
<th>PIN_NAME</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>+V5</td>
</tr>
<tr>
<td>2</td>
<td>+V3.3</td>
</tr>
<tr>
<td>3</td>
<td>FRP_PANSWIN#</td>
</tr>
<tr>
<td>4</td>
<td>FRP_SPK2</td>
</tr>
<tr>
<td>5</td>
<td>FP_HDD_LED#</td>
</tr>
<tr>
<td>6</td>
<td>GND</td>
</tr>
<tr>
<td>7</td>
<td>FRP_SPK3</td>
</tr>
<tr>
<td>8</td>
<td>SMB_DAT</td>
</tr>
<tr>
<td>9</td>
<td>PMU_RSTBTN#</td>
</tr>
<tr>
<td>10</td>
<td>FRP_SPK4</td>
</tr>
<tr>
<td>11</td>
<td>SMB_CLK</td>
</tr>
<tr>
<td>12</td>
<td>GND</td>
</tr>
</tbody>
</table>

![Diagram of JFP1](Image)

### Table A.19: KBMS1

<table>
<thead>
<tr>
<th>PIN</th>
<th>PIN_NAME</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>KB_b_CLK</td>
</tr>
<tr>
<td>2</td>
<td>KB_b_DAT</td>
</tr>
<tr>
<td>3</td>
<td>MS_b_CLK</td>
</tr>
<tr>
<td>4</td>
<td>GND</td>
</tr>
<tr>
<td>5</td>
<td>VCC_KBMS</td>
</tr>
<tr>
<td>6</td>
<td>MS_b_DAT</td>
</tr>
</tbody>
</table>

![Diagram of KBMS1](Image)
### Table A.20: USB0910

<table>
<thead>
<tr>
<th>PIN</th>
<th>PIN_NAME</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>USBV1H89</td>
</tr>
<tr>
<td>2</td>
<td>USBV1H89</td>
</tr>
<tr>
<td>3</td>
<td>USB_H1CM_N8</td>
</tr>
<tr>
<td>4</td>
<td>USB_H1CM_N9</td>
</tr>
<tr>
<td>5</td>
<td>USB_H1CM_P8</td>
</tr>
<tr>
<td>6</td>
<td>USB_H1CM_P9</td>
</tr>
<tr>
<td>7</td>
<td>GND</td>
</tr>
<tr>
<td>8</td>
<td>GND</td>
</tr>
<tr>
<td>9</td>
<td>NC</td>
</tr>
<tr>
<td>10</td>
<td>GND</td>
</tr>
</tbody>
</table>

![USB0910](image)

### Table A.21: USB1112

<table>
<thead>
<tr>
<th>PIN</th>
<th>PIN_NAME</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>USBV1H1011</td>
</tr>
<tr>
<td>2</td>
<td>USBV1H1011</td>
</tr>
<tr>
<td>3</td>
<td>USB_H1CM_N10</td>
</tr>
<tr>
<td>4</td>
<td>USB_H1CM_N11</td>
</tr>
<tr>
<td>5</td>
<td>USB_H1CM_P10</td>
</tr>
<tr>
<td>6</td>
<td>USB_H1CM_P11</td>
</tr>
<tr>
<td>7</td>
<td>GND</td>
</tr>
<tr>
<td>8</td>
<td>GND</td>
</tr>
<tr>
<td>9</td>
<td>GND</td>
</tr>
<tr>
<td>10</td>
<td></td>
</tr>
</tbody>
</table>

![USB1112](image)
### Table A.22: JCASE1

<table>
<thead>
<tr>
<th>PIN</th>
<th>PIN_NAME</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>CASEOP</td>
</tr>
<tr>
<td>2</td>
<td>GND</td>
</tr>
</tbody>
</table>

### Table A.23: BAT1

<table>
<thead>
<tr>
<th>PIN</th>
<th>PIN_NAME</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>+VBAT_R</td>
</tr>
<tr>
<td>2</td>
<td>GND</td>
</tr>
</tbody>
</table>

### Table A.24: ATX12V1

<table>
<thead>
<tr>
<th>PIN</th>
<th>PIN_NAME</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>GND</td>
</tr>
<tr>
<td>2</td>
<td>GND</td>
</tr>
<tr>
<td>3</td>
<td>+VDCIN_ADP_IN</td>
</tr>
<tr>
<td>4</td>
<td>+VDCIN_ADP_IN</td>
</tr>
<tr>
<td>PIN</td>
<td>PIN_NAME</td>
</tr>
<tr>
<td>-----</td>
<td>----------</td>
</tr>
<tr>
<td>A1</td>
<td>PRSNT1#</td>
</tr>
<tr>
<td>A2</td>
<td>12V_3</td>
</tr>
<tr>
<td>A3</td>
<td>12V_4</td>
</tr>
<tr>
<td>A4</td>
<td>GND_6</td>
</tr>
<tr>
<td>A5</td>
<td>JTAG2</td>
</tr>
<tr>
<td>A6</td>
<td>JTAG3</td>
</tr>
<tr>
<td>A7</td>
<td>JTAG4</td>
</tr>
<tr>
<td>A8</td>
<td>JYAG5</td>
</tr>
<tr>
<td>A9</td>
<td>3.3V_2</td>
</tr>
<tr>
<td>A10</td>
<td>3.3V_3</td>
</tr>
<tr>
<td>A11</td>
<td>PWRGD</td>
</tr>
<tr>
<td>A12</td>
<td>GND_7</td>
</tr>
<tr>
<td>A13</td>
<td>REFCLK+</td>
</tr>
<tr>
<td>A14</td>
<td>REFCLK-</td>
</tr>
<tr>
<td>A15</td>
<td>GND_8</td>
</tr>
<tr>
<td>A16</td>
<td>HSIP0</td>
</tr>
<tr>
<td>A17</td>
<td>HSIN0</td>
</tr>
<tr>
<td>A18</td>
<td>GND_9</td>
</tr>
<tr>
<td>B1</td>
<td>12V_1</td>
</tr>
<tr>
<td>B2</td>
<td>12V_2</td>
</tr>
<tr>
<td>B3</td>
<td>RSVD</td>
</tr>
<tr>
<td>B4</td>
<td>GND_1</td>
</tr>
<tr>
<td>B5</td>
<td>SMCLK</td>
</tr>
<tr>
<td>B6</td>
<td>SMDAT</td>
</tr>
<tr>
<td>B7</td>
<td>GND_2</td>
</tr>
<tr>
<td>B8</td>
<td>3.3V_1</td>
</tr>
<tr>
<td>B9</td>
<td>JTAG1</td>
</tr>
<tr>
<td>B10</td>
<td>3.3VAUX</td>
</tr>
<tr>
<td>B11</td>
<td>WAKE#</td>
</tr>
<tr>
<td>B12</td>
<td>RVSD</td>
</tr>
<tr>
<td>B13</td>
<td>GND_3</td>
</tr>
<tr>
<td>B14</td>
<td>HSOP0</td>
</tr>
<tr>
<td>B15</td>
<td>HSON0</td>
</tr>
<tr>
<td>B16</td>
<td>GND_4</td>
</tr>
<tr>
<td>B17</td>
<td>PRSNT2#</td>
</tr>
<tr>
<td>B18</td>
<td>GND_5</td>
</tr>
</tbody>
</table>
Table A.26: AUDIO1

<table>
<thead>
<tr>
<th>PIN</th>
<th>PIN_NAME</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>AGND</td>
</tr>
<tr>
<td>2</td>
<td>LINEOL</td>
</tr>
<tr>
<td>3</td>
<td>FRONT-JD</td>
</tr>
<tr>
<td>4</td>
<td>LINEOR</td>
</tr>
<tr>
<td>5</td>
<td>AGND</td>
</tr>
</tbody>
</table>

Table A.27: HDMI1

<table>
<thead>
<tr>
<th>PIN</th>
<th>PIN_NAME</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>HDMI_CON_DP2</td>
</tr>
<tr>
<td>2</td>
<td>GND</td>
</tr>
<tr>
<td>3</td>
<td>HDMI_CON_DN2</td>
</tr>
<tr>
<td>4</td>
<td>HDMI_CON_DP1</td>
</tr>
<tr>
<td>5</td>
<td>GND</td>
</tr>
<tr>
<td>6</td>
<td>HDMI_CON_DN1</td>
</tr>
<tr>
<td>7</td>
<td>HDMI_CON_DP0</td>
</tr>
<tr>
<td>8</td>
<td>GND</td>
</tr>
<tr>
<td>9</td>
<td>HDMI_CON_DN0</td>
</tr>
<tr>
<td>10</td>
<td>HDMI_CON_CKP</td>
</tr>
<tr>
<td>11</td>
<td>GND</td>
</tr>
<tr>
<td>12</td>
<td>HDMI_CON_CKN</td>
</tr>
<tr>
<td>13</td>
<td>CEC</td>
</tr>
<tr>
<td>14</td>
<td>HEAC</td>
</tr>
<tr>
<td>15</td>
<td>HDMI_DDC_CLK</td>
</tr>
<tr>
<td>16</td>
<td>HDMI_DDC_DATA</td>
</tr>
<tr>
<td>17</td>
<td>GND</td>
</tr>
<tr>
<td>18</td>
<td>+V5_HDMI</td>
</tr>
<tr>
<td>19</td>
<td>HDMI_B_HPD</td>
</tr>
</tbody>
</table>
### Table A.28: DP1

<table>
<thead>
<tr>
<th>PIN</th>
<th>PIN_NAME</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>DP1_0+</td>
</tr>
<tr>
<td>2</td>
<td>GND</td>
</tr>
<tr>
<td>3</td>
<td>DP1_0-</td>
</tr>
<tr>
<td>4</td>
<td>DP1_1+</td>
</tr>
<tr>
<td>5</td>
<td>GND</td>
</tr>
<tr>
<td>6</td>
<td>DP1_1-</td>
</tr>
<tr>
<td>7</td>
<td>DP1_2+</td>
</tr>
<tr>
<td>8</td>
<td>GND</td>
</tr>
<tr>
<td>9</td>
<td>DP1_2-</td>
</tr>
<tr>
<td>10</td>
<td>DP1_3+</td>
</tr>
<tr>
<td>11</td>
<td>GND</td>
</tr>
<tr>
<td>12</td>
<td>DP1_3-</td>
</tr>
<tr>
<td>13</td>
<td>DP1_AUX_EN#</td>
</tr>
<tr>
<td>14</td>
<td>GND</td>
</tr>
<tr>
<td>15</td>
<td>DP1_AUX+</td>
</tr>
<tr>
<td>16</td>
<td>GND</td>
</tr>
<tr>
<td>17</td>
<td>DP1_AUX-</td>
</tr>
<tr>
<td>18</td>
<td>DP_HPDC</td>
</tr>
<tr>
<td>19</td>
<td>GND</td>
</tr>
<tr>
<td>20</td>
<td>+V3.3_DP1</td>
</tr>
</tbody>
</table>
### Table A.29: VGA1

<table>
<thead>
<tr>
<th>PIN</th>
<th>PIN_NAME</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>VGA_z_R</td>
</tr>
<tr>
<td>2</td>
<td>VGA_z_G</td>
</tr>
<tr>
<td>3</td>
<td>VGA_z_B</td>
</tr>
<tr>
<td>4</td>
<td>NC</td>
</tr>
<tr>
<td>5</td>
<td>GND</td>
</tr>
<tr>
<td>6</td>
<td>VGA1_FOC_ON</td>
</tr>
<tr>
<td>7</td>
<td>GND</td>
</tr>
<tr>
<td>8</td>
<td>GND</td>
</tr>
<tr>
<td>9</td>
<td>+V5_VGA</td>
</tr>
<tr>
<td>10</td>
<td>GND</td>
</tr>
<tr>
<td>11</td>
<td>NC</td>
</tr>
<tr>
<td>12</td>
<td>VGA_z_DDR</td>
</tr>
<tr>
<td>13</td>
<td>VGA_z_HS</td>
</tr>
<tr>
<td>14</td>
<td>VGA_z_VS</td>
</tr>
<tr>
<td>15</td>
<td>VGA_z_DCLK</td>
</tr>
</tbody>
</table>

### Table A.30: DCIN1

<table>
<thead>
<tr>
<th>PIN</th>
<th>PIN_NAME</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>+VDCIN_ADP_IN</td>
</tr>
<tr>
<td>2</td>
<td>GND</td>
</tr>
</tbody>
</table>
### Table A.31: USB0102/USB0304

<table>
<thead>
<tr>
<th>PIN</th>
<th>PIN_NAME</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>+5V</td>
</tr>
<tr>
<td>2</td>
<td>D0-</td>
</tr>
<tr>
<td>3</td>
<td>D0+</td>
</tr>
<tr>
<td>4</td>
<td>GND</td>
</tr>
<tr>
<td>5</td>
<td>RX0-</td>
</tr>
<tr>
<td>6</td>
<td>RX0+</td>
</tr>
<tr>
<td>7</td>
<td>GND</td>
</tr>
<tr>
<td>8</td>
<td>TX0-</td>
</tr>
<tr>
<td>9</td>
<td>TX0+</td>
</tr>
<tr>
<td>10</td>
<td>+5V</td>
</tr>
<tr>
<td>11</td>
<td>D1-</td>
</tr>
<tr>
<td>12</td>
<td>D1+</td>
</tr>
<tr>
<td>13</td>
<td>GND</td>
</tr>
<tr>
<td>14</td>
<td>RX1-</td>
</tr>
<tr>
<td>15</td>
<td>RX1+</td>
</tr>
<tr>
<td>16</td>
<td>GND</td>
</tr>
<tr>
<td>17</td>
<td>TX1-</td>
</tr>
<tr>
<td>18</td>
<td>TX1+</td>
</tr>
</tbody>
</table>

![USB0102/USB0304 Pin Diagram]
### Table A.32: LAN12

<table>
<thead>
<tr>
<th>PIN</th>
<th>PIN_NAME</th>
</tr>
</thead>
<tbody>
<tr>
<td>A1</td>
<td>LAN2_MDI0+</td>
</tr>
<tr>
<td>A2</td>
<td>LAN2_MDI0-</td>
</tr>
<tr>
<td>A3</td>
<td>LAN2_MDI1+</td>
</tr>
<tr>
<td>A4</td>
<td>LAN2_MDI1-</td>
</tr>
<tr>
<td>A5</td>
<td>LAN2_CONN</td>
</tr>
<tr>
<td>A6</td>
<td>LAN2_CT</td>
</tr>
<tr>
<td>A7</td>
<td>LAN2_MDI2+</td>
</tr>
<tr>
<td>A8</td>
<td>LAN2_MDI2-</td>
</tr>
<tr>
<td>A9</td>
<td>LAN2_MDI3+</td>
</tr>
<tr>
<td>A10</td>
<td>LAN2_MDI3-</td>
</tr>
<tr>
<td>A11</td>
<td>LAN2_LED1_ACT#</td>
</tr>
<tr>
<td>A12</td>
<td>+V3.3A</td>
</tr>
<tr>
<td>A13</td>
<td>LAN2_LED2_1G#</td>
</tr>
<tr>
<td>A14</td>
<td>LAN2_LED0_100M#</td>
</tr>
<tr>
<td>B1</td>
<td>MDI_LAN1_DP0</td>
</tr>
<tr>
<td>B2</td>
<td>MDI_LAN1_DN0</td>
</tr>
<tr>
<td>B3</td>
<td>MDI_LAN1_DP1</td>
</tr>
<tr>
<td>B4</td>
<td>MDI_LAN1_DN1</td>
</tr>
<tr>
<td>B5</td>
<td>LAN1_CONN</td>
</tr>
<tr>
<td>B6</td>
<td>LAN1_CT</td>
</tr>
<tr>
<td>B7</td>
<td>MDI_LAN1_DP2</td>
</tr>
<tr>
<td>B8</td>
<td>MDI_LAN1_DN2</td>
</tr>
<tr>
<td>B9</td>
<td>MDI_LAN1_DP3</td>
</tr>
<tr>
<td>B10</td>
<td>MDI_LAN1_DN3</td>
</tr>
<tr>
<td>B11</td>
<td>LAN1_LED0_ACT#</td>
</tr>
<tr>
<td>B12</td>
<td>+V3.3A</td>
</tr>
<tr>
<td>B13</td>
<td>LAN1_LED1_1G#</td>
</tr>
<tr>
<td>B14</td>
<td>LAN1_LED2_100M#</td>
</tr>
</tbody>
</table>
### Table A.33: LANLED1

<table>
<thead>
<tr>
<th>PIN</th>
<th>PIN_NAME</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>LAN1_ACTLED-_R</td>
</tr>
<tr>
<td>2</td>
<td>LAN2_ACTLED-_R</td>
</tr>
<tr>
<td>3</td>
<td>+V3.3A</td>
</tr>
<tr>
<td>4</td>
<td>+V3.3A</td>
</tr>
<tr>
<td>5</td>
<td>LAN1_LED1000-_R</td>
</tr>
<tr>
<td>6</td>
<td>LAN2_LED1000-_R</td>
</tr>
<tr>
<td>7</td>
<td>LAN1_LED2_100M#</td>
</tr>
<tr>
<td>8</td>
<td>LAN2_LED0_100M#</td>
</tr>
<tr>
<td>9</td>
<td>+V3.3A</td>
</tr>
</tbody>
</table>

### Table A.34: SATA1/SATA2

<table>
<thead>
<tr>
<th>PIN</th>
<th>PIN_NAME</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>GND</td>
</tr>
<tr>
<td>2</td>
<td>TX+</td>
</tr>
<tr>
<td>3</td>
<td>TX-</td>
</tr>
<tr>
<td>4</td>
<td>GND</td>
</tr>
<tr>
<td>5</td>
<td>RX-</td>
</tr>
<tr>
<td>6</td>
<td>RX+</td>
</tr>
<tr>
<td>7</td>
<td>GND</td>
</tr>
</tbody>
</table>
### Table A.35: MINI-PCIE1

<table>
<thead>
<tr>
<th>PIN</th>
<th>PIN_NAME</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>PCI_PCIE_WAKE3#</td>
</tr>
<tr>
<td>2</td>
<td>+V3.3_PIN43</td>
</tr>
<tr>
<td>3</td>
<td>NC</td>
</tr>
<tr>
<td>4</td>
<td>GND</td>
</tr>
<tr>
<td>5</td>
<td>NC</td>
</tr>
<tr>
<td>6</td>
<td>+V1.5</td>
</tr>
<tr>
<td>7</td>
<td>CKREQ_a_MINIPCIE1#</td>
</tr>
<tr>
<td>8</td>
<td>SIM1_PWR</td>
</tr>
<tr>
<td>9</td>
<td>GND</td>
</tr>
<tr>
<td>10</td>
<td>SIM1_DATA</td>
</tr>
<tr>
<td>11</td>
<td>CLK_PCIE_PCIE-</td>
</tr>
<tr>
<td>12</td>
<td>SIM1_CLK</td>
</tr>
<tr>
<td>13</td>
<td>CLK_PCIE_PCIE+</td>
</tr>
<tr>
<td>14</td>
<td>SIM1_RESET</td>
</tr>
<tr>
<td>15</td>
<td>GND</td>
</tr>
<tr>
<td>16</td>
<td>SIM1_VPP</td>
</tr>
<tr>
<td>17</td>
<td>NC</td>
</tr>
<tr>
<td>18</td>
<td>GND</td>
</tr>
<tr>
<td>19</td>
<td>NC</td>
</tr>
<tr>
<td>20</td>
<td>MPCIE_F_DIS#</td>
</tr>
<tr>
<td>21</td>
<td>MINIPCIE1_DET#</td>
</tr>
<tr>
<td>22</td>
<td>PLTRST_MPCIE#</td>
</tr>
<tr>
<td>23</td>
<td>MPCIE_MSATA_RX-</td>
</tr>
<tr>
<td>24</td>
<td>+V3.3_PIN51</td>
</tr>
<tr>
<td>25</td>
<td>MPCIE_MSATA_RX+</td>
</tr>
<tr>
<td>26</td>
<td>GND</td>
</tr>
<tr>
<td>27</td>
<td>GND</td>
</tr>
<tr>
<td>28</td>
<td>+V1.5</td>
</tr>
<tr>
<td>29</td>
<td>GND</td>
</tr>
<tr>
<td>30</td>
<td>SOC_SMB_CLK</td>
</tr>
<tr>
<td>31</td>
<td>MPCIE_MSATA_TX-</td>
</tr>
<tr>
<td>32</td>
<td>SOC_SMB_DAT</td>
</tr>
<tr>
<td>33</td>
<td>MPCIE_MSATA_TX+</td>
</tr>
<tr>
<td>34</td>
<td>GND</td>
</tr>
<tr>
<td>35</td>
<td>GND</td>
</tr>
<tr>
<td>36</td>
<td>USB_MP_N4_C</td>
</tr>
<tr>
<td>37</td>
<td>GND</td>
</tr>
<tr>
<td>38</td>
<td>USB_MP_P4_C</td>
</tr>
<tr>
<td>39</td>
<td>+V3.3_PIN43</td>
</tr>
<tr>
<td>40</td>
<td>GND</td>
</tr>
<tr>
<td>41</td>
<td>+V3.3_PIN43</td>
</tr>
<tr>
<td>42</td>
<td>NC</td>
</tr>
<tr>
<td>43</td>
<td>PCIe1.1##_1.0MSATA_SEL</td>
</tr>
<tr>
<td>44</td>
<td>NC</td>
</tr>
<tr>
<td>45</td>
<td>NC</td>
</tr>
<tr>
<td>PIN</td>
<td>PIN_NAME</td>
</tr>
<tr>
<td>-----</td>
<td>-------------</td>
</tr>
<tr>
<td>46</td>
<td>NC</td>
</tr>
<tr>
<td>47</td>
<td>NC</td>
</tr>
<tr>
<td>48</td>
<td>+V1.5</td>
</tr>
<tr>
<td>49</td>
<td>NC</td>
</tr>
<tr>
<td>50</td>
<td>GND</td>
</tr>
<tr>
<td>51</td>
<td>MSATA#_b_PCIE_SEL</td>
</tr>
<tr>
<td>52</td>
<td>+V3.3_PIN43</td>
</tr>
</tbody>
</table>

**Table A.35: MINI-PCIE1**

<table>
<thead>
<tr>
<th>PIN</th>
<th>PIN_NAME</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>GND</td>
</tr>
<tr>
<td>2</td>
<td>+V3.3A_M.2</td>
</tr>
<tr>
<td>3</td>
<td>USB_HUB0_M2_z_P3</td>
</tr>
<tr>
<td>4</td>
<td>+V3.3A_M.2</td>
</tr>
<tr>
<td>5</td>
<td>USB_HUB0_M2_z_N3</td>
</tr>
<tr>
<td>6</td>
<td>NC</td>
</tr>
<tr>
<td>7</td>
<td>GND</td>
</tr>
<tr>
<td>8</td>
<td>I2S3_BT_BCLK</td>
</tr>
<tr>
<td>9</td>
<td>SDIO_WIFI_CLK</td>
</tr>
<tr>
<td>10</td>
<td>I2S3_BT_SYNC</td>
</tr>
<tr>
<td>11</td>
<td>SDIO_WIFI_CMD</td>
</tr>
<tr>
<td>12</td>
<td>I2S3_BT_SDI</td>
</tr>
<tr>
<td>13</td>
<td>SDIO_WIFI_D0</td>
</tr>
<tr>
<td>14</td>
<td>I2S3_BT_SDO</td>
</tr>
<tr>
<td>15</td>
<td>SDIO_WIFI_D1</td>
</tr>
<tr>
<td>16</td>
<td>NC</td>
</tr>
<tr>
<td>17</td>
<td>SDIO_WIFI_D2</td>
</tr>
<tr>
<td>18</td>
<td>GND</td>
</tr>
<tr>
<td>19</td>
<td>SDIO_WIFI_D3</td>
</tr>
<tr>
<td>20</td>
<td>LPSS_UART0_BT_WAKE#</td>
</tr>
<tr>
<td>21</td>
<td>SDIO_WIFI_WAKE#</td>
</tr>
<tr>
<td>22</td>
<td>LPSS_UART0_BT_RXD</td>
</tr>
<tr>
<td>23</td>
<td>SDIO_WIFI_RST</td>
</tr>
<tr>
<td>32</td>
<td>LPSS_UART0_BT_TXD</td>
</tr>
<tr>
<td>33</td>
<td>GND</td>
</tr>
<tr>
<td>34</td>
<td>LPSS_UART0_BT_CTS#</td>
</tr>
<tr>
<td></td>
<td>Description</td>
</tr>
<tr>
<td>---</td>
<td>-----------------------------------</td>
</tr>
<tr>
<td>35</td>
<td>M2_TX_P_C</td>
</tr>
<tr>
<td>36</td>
<td>LPSS_UART0_BT_RTS#</td>
</tr>
<tr>
<td>37</td>
<td>M2_TX_N_C</td>
</tr>
<tr>
<td>38</td>
<td>NC</td>
</tr>
<tr>
<td>39</td>
<td>GND</td>
</tr>
<tr>
<td>40</td>
<td>NC</td>
</tr>
<tr>
<td>41</td>
<td>M2_RX_P</td>
</tr>
<tr>
<td>42</td>
<td>NC</td>
</tr>
<tr>
<td>43</td>
<td>M2_RX_N</td>
</tr>
<tr>
<td>44</td>
<td>NC</td>
</tr>
<tr>
<td>45</td>
<td>GND</td>
</tr>
<tr>
<td>46</td>
<td>NC</td>
</tr>
<tr>
<td>47</td>
<td>CLK_M2_P</td>
</tr>
<tr>
<td>48</td>
<td>NC</td>
</tr>
<tr>
<td>49</td>
<td>CLK_M2_N</td>
</tr>
<tr>
<td>50</td>
<td>NGFF_PMU_SUSCLK</td>
</tr>
<tr>
<td>51</td>
<td>M.2_DET#</td>
</tr>
<tr>
<td>52</td>
<td>NGFF_PLLRST#</td>
</tr>
<tr>
<td>53</td>
<td>PCIe_REQ2_NGFF#</td>
</tr>
<tr>
<td>54</td>
<td>NGFF_BT_DISABLE#</td>
</tr>
<tr>
<td>55</td>
<td>PCIe_WAKE#</td>
</tr>
<tr>
<td>56</td>
<td>NGFF_WIFI_DISABLE#</td>
</tr>
<tr>
<td>57</td>
<td>GND</td>
</tr>
<tr>
<td>58</td>
<td>NC</td>
</tr>
<tr>
<td>59</td>
<td>NC</td>
</tr>
<tr>
<td>60</td>
<td>NC</td>
</tr>
<tr>
<td>61</td>
<td>NC</td>
</tr>
<tr>
<td>62</td>
<td>NC</td>
</tr>
<tr>
<td>63</td>
<td>GND</td>
</tr>
<tr>
<td>64</td>
<td>NC</td>
</tr>
<tr>
<td>65</td>
<td>NC</td>
</tr>
<tr>
<td>66</td>
<td>NC</td>
</tr>
<tr>
<td>67</td>
<td>NC</td>
</tr>
<tr>
<td>68</td>
<td>NC</td>
</tr>
<tr>
<td>69</td>
<td>GND</td>
</tr>
<tr>
<td>70</td>
<td>NC</td>
</tr>
<tr>
<td>71</td>
<td>NC</td>
</tr>
<tr>
<td>72</td>
<td>+V3.3A_M.2</td>
</tr>
<tr>
<td>73</td>
<td>NC</td>
</tr>
<tr>
<td>74</td>
<td>+V3.3A_M.2</td>
</tr>
<tr>
<td>75</td>
<td>GND</td>
</tr>
</tbody>
</table>