

# 2.5" SATA SSD 830V Datasheet

(SQF-S25x-xxx-VAx)





# **CONTENTS**

1. Overview	
3. Specification Table	
4. General Description	
5. Pin Assignment and Description	
5.1 2.5" SATA-SSD Interface Pin Assignments (Signal Segment)	
5.2 2.5" SATA-SSD Interface Pin Assignments (Power Segment)	
5.3 Hardware Quick Erase	
6. Identify Device Data	
7. ATA Command Set	
8. System Power Consumption	
8.1 Supply Voltage	
8.2 Power Consumption	
9. Physical Dimension	. 24
Appendix: Part Number Table	. 25



#### **Revision History**

Rev.	Date	History		
0.1	2015/1/23	1. Preliminary		
0.2	2015/5/15	Model name update		
0.3	2015/8/15	1. PN update		
0.4	2016/2/15	Update detail product specification		
0.5	2016/4/15	1. Update SLC 64G / 128G		
0.6	2016/6/1	Update performance and power consumption		
0.7	2016/9/13	Update 64G UMLC information		
0.8	2017/1/13	Update erase pin information		
0.9	2017/5/3	Update 512G SLC information		
1.0	2017/12/15	Voltage Stabilizer update		

Advantech reserves the right to make changes without further notice to any products or data herein to improve reliability, function, or design. Information furnished by Advantech is believed to be accurate and reliable. However, Advantech does not assure any liability arising out of the application or use of this information, nor the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others.

Copyright © 1983-2010 Advantech Co., Ltd. All rights reserved.





## 1. Overview

Advantech SQFlash 830V series 2.5" SATA-SSD (SQF-S25 830V) delivers all the advantages of Flash Disk technology with the Serial ATA III (6.0Gb) interface, fully compliant with standard 2.5-inch form factor. The SATA SSD is based on a standard SATA 7-pin interface for data segment and 15-pin for power segment, designed to operate at a maximum operating frequency of 300MHz with 30MHz external crystal. Its capacity could provide a wide range up to 2TB. Moreover, it can reach up to 550MB/s read and 530MB/s write high performance based on Toggle 2.0 MLC flash (with 512MB DDR enabled and measured by CrystalDiskMark v3.0).

REV 1.0 Page 4 of 25 Dec 15, 2017



## 2. Features

#### Standard SATA interface

- Support SATA 1.5/3.0/6.0 Gbps interface
- SATA Revision 3.2 compliant
- Operating Voltage: 5V
- Support 120 bit ECC correct per 2K Byte data
- TRIM · AHCI supported
- AES256 and Hardware Quick Erase supported

## **■** Temperature Ranges

- Commercial Temperature
  - 0°C to 70°C for operating
  - -40°C to 85°C for storage
- Industrial Temperature
  - -40°C to 85°C for operating
  - -40°C to 85°C for storage

#### Mechanical Specification

Shock: 1,500G / 0.5ms

Vibration: 20G / 80~2,000Hz

#### Humidty

Humidity: 5% ~ 95% under 55°€

#### ■ Data Retention

10 years

Acquired RoHS \ WHQL \ CE \ FCC Certificate

■ Acoustic: 0 dB

■ Dimension: 100 mm x 69.85 mm x 7 mm



# 3. Specification Table

#### **■** Performance

		Sequential Performance (MB/sec)		Random Performance (IOPS @4K)	
		Read	Write	Read	Write
	64 GB	563.80	516.80	88,781	94,336
CI C	128 GB	564.20	514.40	88,627	93,875
SLC	256 GB	564.20	541.70	85,786	96,461
	512 GB	550.00	523.80	82,122	93,619
	64 GB	562.20	442.70	75,801	66,227
	128 GB	563.80	528.20	101,453	94,669
Ultra MLC	256 GB	564.30	542.90	99,866	96,563
IVILO	512 GB	564.00	542.20	99,405	95,974
	1 TB	TBD	TBD	TBD	TBD
	64 GB	521.40	103.40	54,400	26,394
	128 GB	540.20	204.60	50,970	47,130
MLC	256 GB	544.40	400.50	97,306	93,773
IVILC	512 GB	543.50	524.50	94,182	94,515
	1 TB	542.00	508.50	92,698	93,696
	2 TB	562.30	501.00	105,933	120,218

<sup>\*</sup> All performance above are tested with AHCI mode.



#### Endurance

JEDEC defined an endurance rating TBW (TeraByte Written), following by the equation below, for indicating the number of terabytes a SSD can be written which is a measurement of SSDs' expected lifespan, represents the amount of data written to the device.

#### TBW = [(NAND Endurance) x (SSD Capacity)] / WAF

• NAND Endurance: Program / Erase cycle of a NAND flash.

SLC: 100,000 cycles
 Ultra MLC: 30,000 cycles
 MLC: 3,000 cycles

SSD Capacity: SSD physical capacity in total of a SSD.

• WAF: Write Amplification Factor (WAF), as the equation shown below, is a numerical value representing the ratio between the amount of data that a SSD controller needs to write and the amount of data that the host's flash controller writes. A better WAF, which is near to 1, guarantees better endurance and lower frequency of data written to flash memory.

#### WAF = (Lifetime write to flash) / (Lifetime write to host)

Endurance measurement is based on JDEC 219 workload and verified with following workload conditions,

- PreCond%full = 100%
- Trim commands enabled
- Random data pattern.

#### > SQFlash 830V 2.5" SSD TBW

	\ <b>\</b> / \ \ \		TBW	
	WAF	SLC	Ultra MLC	MLC
64 GB	1.4353	4354	1306	131
128 GB	1.4275	8757	2627	263
256 GB	1.4214	17588	5276	528
512 GB	1.4198	35216	10565	1056
1 TB	1.4137		21221	2122
2 TB	1.4036			4275

TBW consider with warranty period of time can also be presented by DWPD (Drive Write per Day) as below.

#### DWPD = TBW / SSD Capacity / Warranty Days (3 years \*365)

#### > SQFlash 830V 2.5" SSD DWPD

			DWPD	
	Warranty	SLC	Ultra MLC	MLC
64 GB	3 years	63.63	19.09	1.91
128 GB	3 years	63.97	19.19	1.92
256 GB	3 years	64.25	19.27	1.93
512 GB	3 years	64.32	19.30	1.93
1 TB	3 years		19.38	1.94
2 TB	3 years			1.95



## 4. **General Description**

#### **■** Error Correction Code (ECC)

Flash memory cells will deteriorate with use, which might generate random bit errors in the stored data. Thus, SQFlash 830V series PCIe SSD applies the BCH ECC algorithm, which can detect and correct errors occur during read process, ensure data been read correctly, as well as protect data from corruption.

#### Wear Leveling

NAND flash devices can only undergo a limited number of program/erase cycles, and in most cases, the flash media are not used evenly. If some areas get updated more frequently than others, the lifetime of the device would be reduced significantly. Thus, Wear Leveling is applied to extend the lifespan of NAND Flash by evenly distributing write and erase cycles across the media.

SQFlash provides advanced Wear Leveling algorithm, which can efficiently spread out the flash usage through the whole flash media area. Moreover, by implementing both dynamic and static Wear Leveling algorithms, the life expectancy of the NAND flash is greatly improved.

#### ■ Bad Block Management

Bad blocks are blocks that include one or more invalid bits, and their reliability is not guaranteed. Blocks that are identified and marked as bad by the manufacturer are referred to as "Initial Bad Blocks". Bad blocks that are developed during the lifespan of the flash are named "Later Bad Blocks". SQFlash implements an efficient bad block management algorithm to detect the factory-produced bad blocks and manages any bad blocks that appear with use. This practice further prevents data being stored into bad blocks and improves the data reliability.

#### Power Loss Protection

#### Flush Manager

Power Loss Protection is a mechanism to prevent data loss during unexpected power failure. DRAM is a volatile memory and frequently used as temporary cache or buffer between the controller and the NAND flash to improve the SSD performance. However, one major concern of the DRAM is that it is not able to keep data during power failure. Accordingly, SQFlash SSD applies the Flush Manager technology, only when the data is fully committed to the NAND flash will the controller send acknowledgement (ACK) to the host. Such implementation can prevent false-positive performance and the risk of power cycling issues. In addition, it is critical for a controller to shorten the time the in-flight data stays in the controller internal cache. Thus, SQFlash applies an algorithm to reduce the amount of data resides in the cache to provide a better performance. With Flush Manager, incoming data would only have a "pit stop" in the cache and then move to NAND flash directly. Also, the onboard DDR will be treated as an "organizer" to consolidate incoming data into groups before written into the flash to improve write amplification.

#### Voltage Stabilizer

While the built-in voltage detector detects an unstable power input (< 4.75 V or > 5.25 V), the controller will issue a power failure interrupt and force a Flush CMD first. At the same time, the whole internal power supply will be switched to Voltage Stabilizer immediately to ensure stable power is supplied throughout the whole drive. This ensures the Flash IC and DDR IC will not operate with unstable power which could lead to data errors or bad data integrity.

#### ■ TRIM

TRIM is a feature which helps improve the read/write performance and speed of solid-state drives (SSD). Unlike hard disk drives (HDD), SSDs are not able to overwrite existing data, so the available space gradually becomes smaller with each use. With the TRIM command, the operating system can inform the SSD which blocks of data are no longer in use and can be removed permanently. Thus, the SSD will perform the erase action, which prevents unused data from occupying blocks all the time.



#### ■ SMART

SMART, an acronym for Self-Monitoring, Analysis and Reporting Technology, is an open standard that allows a hard disk drive to automatically detect its health and report potential failures. When a failure is recorded by SMART, users can choose to replace the drive to prevent unexpected outage or data loss. Moreover, SMART can inform users of impending failures while there is still time to perform proactive actions, such as copy data to another device.


#### Over-Provision

Over Provisioning refers to the inclusion of extra NAND capacity in a SSD, which is not visible and cannot be used by users. With Over Provisioning, the performance and IOPS (Input/Output Operations per Second) are improved by providing the controller additional space to manage P/E cycles, which enhances the reliability and endurance as well. Moreover, the write amplification of the SSD becomes lower when the controller writes data to the flash.

REV 1.0 Page 9 of 25 Dec 15, 2017



## ■ Block Diagram



#### ■ LBA value

Density	LBA
64 GB	125,045,424
128 GB	250,069,680
256 GB	500,118,192
512 GB	1,000,215,216
1 TB	2,000,409,264
2 TB	4.000.797.360




# 5. Pin Assignment and Description

# 5.1 2.5" SATA-SSD Interface Pin Assignments (Signal Segment)

Pin#	Function	Description	
S1	GND	2 <sup>nd</sup> mate	
S2	A+	Differential signal pair A	
S3	A-	9 ,	
S4	GND	2 <sup>nd</sup> mate	
S5	B-	Differential signal pair P	
S6	B+	Differential signal pair B	
S7	GND	2 <sup>nd</sup> mate	

## 5.2 2.5" SATA-SSD Interface Pin Assignments (Power Segment)

Pin#	Function
P1	Not Used (3.3V)
P2	Not Used (3.3V)
P3	Not Used (3.3V Pre-Charge)
P4	GND
P5	GND
P6	GND
P7	5V Pre-Charge
P8	5V
P9	5V
P10	GND
P11	LED pin
P12	GND
P13	Not Used (12V Pre-Charge)
P14	Not Used (12V)
P15	Not Used (12V)




REV 1.0 Page 11 of 25 Dec 15, 2017




#### 5.3 Hardware Quick Erase


• The Hardware Quick Erase is a function of overall destroy. Once the function is triggered, the SSD controller will set erase flag and reset AES key within 10ms and then wipe all the content in Flash IC and. SSD data will be inaccessible immediately and will be in erase mode before erase process is completed. Even there is power failure during the process, erase will be carried on after power resume. Optionally, the function can be set to several different erase protocol, also, can be set to end up with removing firmware and mapping table to make SSD become unusable anymore.

#### Schematic and layout





Default setting → all open



GPIO erase → short pin1 and pin2





## 6. Identify Device Data

The Identity Device Data enables Host to receive parameter information from the device. The parameter words in the buffer have the arrangement and meanings defined in below table. All reserve bits or words are zero

Word	ATA Identify Parameter	Value
0	General configuration	0040h
1	Number of cylinders in the default CHS translation	3FFFh
2	Specific configuration	C837h
3	Number of heads in the default CHS translation	0010h
4-5	Retired	0000h
6	Number of sectors per track in the default CHS translation	003Fh
7-8	Reserved for the CFA	0000h
9	Obsolete	0000h
10-19	Serial number	ASCII
20	Retired	0000h
21	Retired	0000h
22	Obsolete	0000h
23-26	Firmware revision	ASCII
27-46	Model number	ASCII
47	READ/WRITE MULTIPLE commands function	8010h
48	Trusted Computing feature set options	4000h
49	Capabilities	2F00h
50	Capabilities	4000h
51-52	Obsolete	0000h
53	field validity	0007h
54	Number of cylinders in the current CHS translation	3FFFh
55	Number of heads in the current CHS translation	0010h
56	Number of sectors per track in the current CHS translation	003Fh
57-58	Current capacity in sectors	00FBFC10h
59	Multiple sector setting	0110h
60-61	Total number of user addressable logical sectors for 28-bit commands	*3
62	Obsolete	0000h
63	Multiword DMA modes	0407h
64	PIO mode supported	0003h
65	Minimum Multiword DMA transfer cycle time per word	0078h
66	Manufacturer's recommended Multiword DMA transfer cycle time	0078h
67	Minimum PIO transfer cycle time without flow control	0078h
68	Minimum PIO transfer cycle time with IORDY flow control	0078h
69	Additional Supported	5F20h
70-73	Reserved	0000h
74	Reserved	0000h
75	Queue depth	001Fh
76	Serial ATA Capabilities	E70Eh
77	Supported Serial ATA Phy speed	0006/0004/0002h
78	Serial ATA features supported	054Ch



79	Serial ATA features enabled	0040h
	Major version number	03F8h
81	Minor version number	0000h
82	Commands and feature sets supported	746Bh
	Commands and feature sets supported	7D09h
	Commands and feature sets supported	4163h
	Commands and feature sets supported or enabled	7469h
	Commands and feature sets supported or enabled	BC09h
	Commands and feature sets supported or enabled	4163h
	Ultra DMA modes	007Fh
	Time required for Normal Erase mode SECURITY ERASE UNIT command	0001h
90	Time required for an Enhanced Frace mode SECLIBITY ERASE LINIT	0001h
91	Current APM level value	00FEh
92	Master Password Identifier	FFFEh
93	Hardware reset result	0000h
	Current AAM value	0000h
	Stream Minimum Request Size	0000h
	Streaming Transfer Time - DMA	0000h
	Streaming Access Latency -DMA and PIO	0000h
	Streaming Performance Granularity	0000h
	Total Number of User Addressable Logical Sectors for 48-bit commands	*4
	Streaming Transfer Time - PIO	0000h
105	Maximum number of 512-byte blocks of LBA Range Entries per DATA SET MANAGEMENT command	0008h
106	Physical sector size / logical sector size	4000h
	Inter-seek delay for ISO 7999 standard acoustic testing	0000h
	World wide name	Vender Specific
112-115	Reserved	0000h
	Reserved for TLC	0000h
	Logical sector size	0000h
	Commands and feature sets supported	401Ch
	Commands and feature sets supported or enabled	401Ch
	Reserved for expanded supported and enabled settings	0000h
	Reserved for expanded supported and enabled settings	0000h
	Obsolete	0000h
	Security status	0000h 0021h
	Vendor specific	0000h
	CFA power mode	0000h
	Reserved for the CFA	0000h
	Reserved for the CFA	0000h
	Device Nominal Form Factor	0000h
	DATA SET MANAGEMENT is supported	0003h
	Additional Product Identifier	0001f1 0000h
	Reserved	0000h
	Current media serial number	
		0000h
206	SCT Command Transport	0039h



207-208	Reserved for CE-ATA	0000h
209	Alignment of logical blocks within a physical block	4000h
210-211	Write-Read-Verify Sector Count Mode 3	0000h
212-213	Write-Read-Verify Sector Count Mode 2	0000h
214	NV Cache Capabilities	0000h
215-216	NV Cache Size in Logical Blocks	0000h
217	Nominal media rotation rate	0001h
218	Reserved	0000h
219	NV Cache Options	0000h
220	Current mode of the Write-Read-Verify feature set	0000h
221	Reserved	0000h
222	Transport major version number	107Fh
223	Transport minor version number	0000h
224-227	Reversed for CE-ATA	0000h
228-229	Reversed for CE-ATA	0000h
230-233	Extend Number of User Addressable Sectors	0000h
234	Minimum number of 512-byte data blocks per DOWNLOAD MICROCODE command for mode 03h	0001h
	Maximum number of 512-byte data blocks per DOWNLOAD MICROCODE command for mode 03h	FFFFh
236-239	Reserved	0000h
	Reserved	0000h
243	Security feature 4000 : Self Encrypting Drive	4000h
	Reserved	0000h
248-251	Reserved	0000h
252-254	Reserved	0000h
255	Integrity word	xxA5h

Capacity (GB)	*1 (Word 1/Word 54)	*2 (Word 57 – 58)	*3 (Word 60 – 61)	*4 (Word 100 – 103)
60				
120	3FFFh	FBFC10h	DF94BB0h	DF94BB0h
240	3FFFh	FBFC10h	FFFFFFFh	1BF244B0h
480	3FFFh	FBFC10h	FFFFFFFh	37E436B0h
960	3FFFh	FBFC10h	FFFFFFFh	6FC81AB0h

REV 1.0 Page 15 of 25 Dec 15, 2017



# 7. <u>ATA Command Set</u> [Command Set List]

0	p-Code	Command Description		p-Code	Command Description	
00h		NOP	60h		Read FPDMA Queued	
06h		Data Set Management	61h		Write FPDMA Queued	
10h		Recalibrate	70h		Seek	
20h		Read Sectors	90h		Execute Device Diagnostic	
21h		Read Sectors without Retry	91h		Initialize Device Parameters	
24h		Read Sectors EXT	92h		Download Microcode	
25h		Read DMA EXT	93h		Download Microcode DMA	
27h		Read Native Max Address EXT			SMART	
29h		Read Multiple EXT	B0h	D0h	SMART READ DATA	
2Fh		Read Log EXT	B0h	D1h	SMART READ DATA ATTRIBUTE THRESHOLD	
30h		Write Sectors	B0h D2h		SMART ENABLE/DISABLE ATTRIBUTE AUTOSAVE	
31h		Write Sectors without Retry	B0h	D3h	SMART SAVE ATTRIBUTE VALUES	
34h		Write Sectors EXT	B0h	D4h	SMART EXECUTE OFF-LINE IMMEDIATE	
35h		Write DMA EXT	B0h	D5h	SMART READ LOG	
37h		Set Native Max Address EXT	B0h	D6h	SMART WRITE LOG	
39h		Write Multiple EXT	B0h	D8h	SMART ENABLE OPERATIONS	
3Dh		Write DMA FUA EXT	B0h	D9h	SMART DISABLE OPERATIONS	
3Fh		Write Long EXT	B0h	DAh	SMART RETURN STATUS	
40h		Read Verify Sectors	B0h	DBh	SMART ENABLE/DISABLE AUTOMATIC OFF-LINE	
41h		Read Verify Sectors without Retry	B1h	·	DEVICE CONFIGURATION OVERLAY	
42h		Read Verify Sectors EXT	B1h	C0h	DEVICE CONFIGURATION RESTORE	
45h		Write Uncorrectable EXT	B1h	C1h	DEVICE CONFIGURATION FREEZE LOCK	
47h		Read Log DMA EXT	B1h	C2h	DEVICE CONFIGURATION IDENTIFY	
57h		Write Log DMA EXT	B1h	C3h	DEVICE CONFIGURATION SET	
B1h	C4h	DEVICE CONFIGURATION IDENTIFY DMA	ECh		Identify Device	
B1h	C5h	DEVICE CONFIGURATION SET DMA	EFh		Set Features	
C4h		Read Multiple	EFh	02h	Enable 8-bit PIO transfer mode	

Specifications subject to change without notice, contact your sales representatives for the most update information.

REV 1.0 Page 16 of 25 Dec 15, 2017





C5h	Write Multiple	EFh	03h		Set transfer mode based on value in Count field	
C6h	Set Multiple Mode	EFh	05h		Enable advanced power management	
C8h	Read DMA	EFh	10h		Enable use of Serial ATA feature	
C9h	Read DMA without Retry	EFh	10h	02h	Enable DMA Setup FIS Auto-Activate optimization	
CAh	Write DMA	EFh	10h	03h	Enable Device-initiated interface power state (DIPM) transitions	
CBh	Write DMA without Retry	EFh	10h	06h	Enable Software Settings Preservation (SSP)	
CEh	Write Multiple FUA EXT	EFh	10h	07h	Enable Device Automatic Partial to Slumber transitions	
E0h	Standby Immediate	EFh	10h	09h	Enable Device Sleep	
E1h	Idle Immediate	EFh	55h		Disable read look-ahead feature	
E2h	Standby	EFh	66h		Disable reverting to power-on defaults	
E3h	Idle	EFh	82h		Disable write cache	
E4h	Read Buffer	EFh	85h	h Disable advanced power management		
E5h	Check Power Mode	EFh	90h		Disable use of Serial ATA feature set	
E6h	Sleep	EFh	90h	02h	Disable DMA Setup FIS Auto-Activate optimization	
E7h	Flush Cache	EFh	90h	03h	Disable Device-initiated interface power state (DIPM) transitions	
E8h	Write Buffer	EFh	90h	06h	Disable Software Settings Preservation (SSP)	
E9h	Read Buffer DMA	EFh	90h	07h	Disable Device Automatic Partial to Slumber transitions	
EAh	Flush Cache EXT	EFh	90h	09h	Disable Device Sleep	
EBh	Write Buffer DMA	EFh	AAh		Enable read look-ahead feature	
EFh	CCh	Enable reverting to power-on defaults			Security Erase Unit	
F1h	Security Set Password	F5h			Security Freeze Lock	
F2h	Security Unlock	F6h			Security Disable Password	
F3h	Security Erase Prepare	F8h			Read Native Max Address	



Note: ND = Non-Data Command PI = PIO Data-In Command PO = PIO Data-Out Command DM = DMA Command

DD = Execute Diagnostic Command

#### [Command Set Descriptions]

#### 1. CHECK POWER MODE (code: E5h);

This command allow host to determine the current power mode of the device.

#### 2. DOWNLOAD MICROCODE (code: 92h);

This command enable the host to alter the device's microcode. The data transferred using the DOWNLOAD MICROCODE command is vendor specific.

All transfers shall be an integer multiple of the sector size. The size of the data transfer is determined by the content of the LBA Low register and the Sector Count register.

This allows transfer sizes from 0 bytes to 33,553,920 bytes, in 512bytes increments.

#### 3. EXECUTE DEVICE DIAGNOSTIC (code: 90h);

This command performs the internal diagnostic tests implemented by the module.

#### 4. FLUSH CACHE (code: E7h);

This command used by the host to request the device to flush the write cache.

#### 5. FLUSH CACHE EXT (code: EAh);

This command is used by the host to request the device to flush the write cache. If there is data in the write cache, that data shall be written to the media.

#### 6. IDENTIFY DEVICE (code: ECh);

The IDENTIFY DEVICE command enables the host to receive parameter information from the module.

#### 7. IDLE (code: 97h or E3h);

This command allows the host to place the module in the IDLE mode and also set the Standby timer. INTRQ may be asserted even through the module may not have fully transitioned to IDLE mode. If the Sector Count register is non-"0", then the Standby timer shall be enabled. The value in the Sector Count register shall be used to determine the time programmed into the Standby timer. If the Sector Count register is "0" then the Standby timer is disabled.

#### 8. IDLE IMMEDIATE (code: E1h);

This command causes the module to set BSY, enter the Idle (Read) mode, clear BSY and generate an interrupt.

#### 9. INITIALIZE DEVICE PARAMETERS (code: 91h);

This command enables the host to set the number of sectors per track and the number of heads per cylinder.

#### 10. NOP (code: 00h);

If this command is issued, the module respond with command aborted.

#### 11. READ BUFFER (code: E4h);

This command enables the host to read the current contents of the module's sector buffer.

#### 12. READ DMA (code: C8h or C9h);

This command reads from "1" to "256" sectors as specified in the Sector Count register using the DMA



data transfer protocol. A sector count of "0" requests "256" sectors transfer. The transfer begins at the sector specified in the Sector Number register.

#### 13. READ DMA Ext (code: 25h);

This command allows the host to read data using the DMA data transfer protocol.

#### 14. READ MULTIPLE (code: C4h);

This command performs similarly to the READ SECTORS command. Interrupts are not generated on each sector, but on the transfer of a block which contains the number of sector per block is defined by the content of word 59 in the IDENTIFY DEVICE response.

#### 15. READ MULTIPLE EXT (code: 29h);

This command performs similarly to the READ SECTORS command. The number of sectors per block is defined by a successful SET MULTIPLE command. If no successful SET MULTIPLE command has been issued, the block is defined by the device's default value for number of sectors per block as defined in bits (7:0) in word 47 in the IDENTIFY DEVICE information.

#### 16. READ NATIVE MAX ADDRESS (code: F8h);

This command returns the native maximum address. The native maximum address is the highest address accepted by the device in the factory default condition.

#### 17. READ NATIVE MAX ADDRESS EXT (code: 27h);

This command returns the native maximum address.

#### 18. READ SECTOR(S) (code: 20h or 21h);

This command reads from "1" to "256" sectors as specified in the Sector Count register. A sector count of "0" requests "256" sectors transfer. The transfer begins at the sector specified in the Sector Number register.

#### 19. READ SECTOR(S) EXT (code: 24h);

This command reads from "1" to "65536" sectors as specified in the Sector Count register. A sector count of "0" requests "65536" sectors transfer. The transfer begins at the sector specified in the Sector Number register.

#### 20. READ VERIFY SECTOR(S) (code: 40h or 41h);

This command is identical to the READ SECTORS command, except that DRQ is never set and no data is transferred to the host.

#### 21. READ VERIFY SECTOR(S) EXT (code: 42h);

This command is identical to the READ SECTORS command, except that DRQ is never set and no data is transferred to the host.

#### 22. RECALIBRATE (code: 1Xh);

This command return value is select address mode by the host request.

#### 23. SECURITY DISABLE PASSWORD (code: F6h);

This command transfers 512 bytes of data from the host. Table defines the content of this information. If the password selected by word 0 match the password previously saved by the device, the device shall disable the Lock mode. This command shall not change the Master password. The Master password shall be reactivated when a User password is set.

#### 24. SECURITY ERASE PREPARE (code: F3h);

This command shall be issued immediately before the SECURITY ERASE UNIT command to enable device eraseing and unlocking.

#### 25. SECURITY ERASE UNIT (code: F4h);

This command transfer 512 bytes of data from the host. Table## defines the content of this information. If the password does not match the password previously saved by the device, the device shall reject the command with command aborted.

The SECURITY ERASE PREPARE command shall be completed immediately prior to the SECURITY ERASE UNIT command.

#### 26. SECURITY FREEZE LOCK (code: F5h);

This command shall set the device to frozen mode. After command completion any other commands that update the device Lock mode shall be command aborted. Frozen shall be disabled by power-off or hardware reset.

If SECURITY FREEZE LOCK is issued when the drive is in frozen mode, the drive executes the command and remains in frozen mode.

#### 27. SECURITY SET PASSWORD (code: F1h);

This command transfer 512 bytes of data from the host. Table defines the content of this information. The data transferred controls the function of this command. Table defines the interaction of the identifier and security level bits.

#### 28. SECURITY UNLOCK (code: F2h);

This command transfer 512 bytes of data from the host. Table (as Disable Password) defines the content of this information.

If the Identifier bit is set to Master and the device is in high security level, then the password supplied shall be compared with the stored Master password. If the device is in maximum security level then the unlock shall be rejected.

If the identifier bit is set to user then the device shall compare the supplied password with the stored User password.

If the password compare fails then the device shall return command aborted to the host and decrements the unlock counter. This counter shall be initially set to five and shall be decremented for each password mismatch when SECURITY UNLOCK is issued and the device is locked. When this counter reachs zero then SECURITY UNLOCK and SECURITY ERASE UNIT command shall be aborted unitl a power-on or a hardware reset.

#### 29. SEEK (code: 7Xh);

This command performs address range check.

#### 30. SET MAX ADDRESS (code: F9h);

After successful command completion, all read and write access attempts to address greater than specified by the successful SET MAX ADDRESS command shall be rejected with an IDNF error. IDENTIFY DEVICE response words (61:60) shall reflect the maximum address set with this command.

#### 31. SET MAX ADDRESS EXT (code: 37h);

After successful command completion, all read and write access attempts to address greater than specified by the successful SET MAX ADDRESS command shall be rejected with an IDNF error. IDENTIFY DEVICE response words (61:60) shall reflect the maximum address set with this command.

#### 32. SET FEATURE (code: EFh);

This command is used by the host to establish parameters that affect the execution of certain device features.

#### 33. SET MULTIPLE MODE (code: C6h);

This command enables the device to perform READ and Write Multiple operations and establishes the block count for these commands.

#### 34. SLEEP (code: 99h or E6h);



This command causes the module to set BSY, enter the Sleep mode, clear BSY and generate an interrupt.

#### 35. SMART READ DATA (code: B0h with Feature register value of D0h);

This command returns the Device SMART data structure to the host.

#### 36. SMART ENABLE/DISABLE AUTO SAVE (code: B0h with Feature register value of D2h);

This command enables and disables the optional attribute autosave feature of the device.

#### 37. SMART EXECUTE OFF\_LINE (code: B0h with Feature register value of D4h);

This command cause the device to immediately initiate the optional set of activities that collect SMART data in an off-line mode and then save this data to the device's non-volatile memory, or execute a self-diagnostic test routine in either captive or off-line mode.

#### 38. SMART READ LOG (code: B0h with Feature register value of D5h);

This command returns the specified log data to the host.

#### 39. SMART ENABLE OPERATION (code: B0h with Feature register value of D8h);

This command enables access to all SMART capabilities within the device. Prior to receipt of this command SMART data are neither monitored nor saved by the device.

#### 40. SMART DISABLE OPERATION (code: B0h with Feature register value of D9h);

This command disables all SMART capabilities within the device including any and all timer and event count functions related exclusively to this feature. After command acceptance the device shall disable all SMART operations.

After receipt of this command by the device, all other SMART commands including SMART DISABLE OPERATION commands, with exception of SMART ENABLE OPERATIONS, are disabled and invalid and shall be command aborted by the device.

#### 41. SMART RETURN STATUS (code: B0h with Feature register value of DAh);

This command cause the device to communicate the reliability status of the device to the host.

#### 42. STANDBY (code: E2h);

This command causes the module to set BSY, enter the Standby mode, clear BSY and return the interrupt immediately.

#### 43. STANDBY IMMEDIATE (code: E0h);

This command causes the module to set BSY, enter the Standby mode, clear BSY and return the interrupt immediately.

#### 44. WRITE BUFFER (code: E8h);

This command enables the host to overwrite contents of the module's sector buffer with any data pattern desired.

#### 45. WRITR DMA (code: CAh or CBh);

This command writes from "1" to "256" sectors as specified in the Sector Count register using the DMA data transfer protocol. A sector count of "0" requests "256" sectors transfer. The transfer begins at the sector specified in the Sector Number register.

#### 46. WRITR DMA EXT (code: 35h);

This command writes from "1" to "65536" sectors as specified in the Sector Count register using the DMA data transfer protocol. A sector count of "0" requests "65536" sectors transfer. The transfer begins at the sector specified in the Sector Number register.

#### 47. WRITE MULTIPLE (code: C5h);



This command is similar to the WRITE SECTORS command. Interrupts are not presented on each sector, but on the transfer of a block which contains the number of sectors defined by Set Multiple command.

#### 48. WRITE MULTIPLE EXT (code: 39h);

This command is similar to the WRITE SECTORS command. Interrupts are not presented on each sector, but on the transfer of a block which contains the number of sectors defined by Set Multiple command.

#### 49. WRITE SECTOR(S) (code: 30h);

This command writes from "1" to "256" sectors as specified in the Sector Count register. A sector count of "0" requests "256" sectors transfer. The transfer begins at the sector specified in the Sector Number register.

#### 50. WRITE SECTOR(S) EXT (code: 34h);

This command writes from "1" to "65536" sectors as specified in the Sector Count register. A sector count of "0" requests "65536" sectors transfer. The transfer begins at the sector specified in the Sector Number register.

#### 51. WRITE SECTOR(S) W/O ERASE (code: 38h);

This command writes from "1" to "256" sectors as specified in the Sector Count register. A sector count of "0" requests "256" sectors transfer. The transfer begins at the sector specified in the Sector Number register.

#### 52. WRITE VERIFY (code: 3Ch);

This command is similar to the WRITE SECTOR(S) command, except that each sector is verified before the command is completed.

REV 1.0 Page 22 of 25 Dec 15, 2017



# 8. System Power Consumption

# 8.1 Supply Voltage

Parameter	Rating
Operating Voltage	5V


## 8.2 Power Consumption

mA		Read	Write	ldle	Slumber
SLC	64 GB	428.00	636.90	33.10	12.30
	128 GB	428.90	639.10	32.30	11.70
	256 GB	472.90	713.70	35.20	13.50
	512 GB	631.80	948.30	85.00	20.00
	64 GB	412.00	466.00	76.00	52.00
1	128 GB	430.00	720.00	73.00	51.00
Ultra MLC	256 GB	447.00	874.00	75.00	53.00
IWILO	512 GB	504.00	890.00	80.00	56.00
	1 TB	598.10	959.50	81.40	56.10
	64 GB	400.00	460.00	77.00	50.00
	128 GB	412.00	466.00	76.00	52.00
MLC	256 GB	430.00	720.00	73.00	51.00
IVILC	512 GB	447.00	874.00	75.00	53.00
	1 TB	504.00	890.00	80.00	56.00
	2 TB	598.10	959.50	81.40	56.10

REV 1.0 Page 23 of 25 Dec 15, 2017



# Physical Dimension 2.5" SATA SSD (Unit: mm) 9.





# **Appendix: Part Number Table**

Product	Advantech PN
SQF 2.5 SATA SSD 830V 64G SLC (0~70°C)	SQF-S25S8-64G-VAC
SQF 2.5 SATA SSD 830V 128G SLC (0~70°C)	SQF-S25S8-128G-VAC
SQF 2.5 SATA SSD 830V 256G SLC (0~70°C)	SQF-S25S8-256G-VAC
SQF 2.5 SATA SSD 830V 512G SLC (0~70°C)	SQF-S25S8-512G-VAC
SQF 2.5 SATA SSD 830V 64G SLC (-40~85°C)	SQF-S25S8-64G-VAE
SQF 2.5 SATA SSD 830V 128G SLC (-40~85°C)	SQF-S25S8-128G-VAE
SQF 2.5 SATA SSD 830V 256G SLC (-40~85°C)	SQF-S25S8-256G-VAE
SQF 2.5 SATA SSD 830V 512G SLC (-40~85°C)	SQF-S25S8-512G-VAE
SQF 2.5 SATA SSD 830V 64G UMLC (0~70°C)	SQF-S25U8-64G-VAC
SQF 2.5 SATA SSD 830V 128G UMLC (0~70°C)	SQF-S25U8-128G-VAC
SQF 2.5 SATA SSD 830V 256G UMLC (0~70°C)	SQF-S25U8-256G-VAC
SQF 2.5 SATA SSD 830V 512G UMLC (0~70°C)	SQF-S25U8-512G-VAC
SQF 2.5 SATA SSD 830V 1T UMLC (0~70°C)	SQF-S25U8-1T-VAC
SQF 2.5 SATA SSD 830V 64G UMLC (-40~85°C)	SQF-S25U8-64G-VAE
SQF 2.5 SATA SSD 830V 128G UMLC (-40~85°C)	SQF-S25U8-128G-VAE
SQF 2.5 SATA SSD 830V 256G UMLC (-40~85°C)	SQF-S25U8-256G-VAE
SQF 2.5 SATA SSD 830V 512G UMLC (-40~85°C)	SQF-S25U8-512G-VAE
SQF 2.5 SATA SSD 830V 1T UMLC (-40~85°C)	SQF-S25U8-1T-VAE
SQF 2.5 SATA SSD 830V 64G MLC (0~70°C)	SQF-S25M8-64G-VAC
SQF 2.5 SATA SSD 830V 128G MLC (0~70°C)	SQF-S25M8-128G-VAC
SQF 2.5 SATA SSD 830V 256G MLC (0~70°C)	SQF-S25M8-256G-VAC
SQF 2.5 SATA SSD 830V 512G MLC (0~70°C)	SQF-S25M8-512G-VAC
SQF 2.5 SATA SSD 830V 1T MLC (0~70°C)	SQF-S25M8-1T-VAC
SQF 2.5 SATA SSD 830V 2T MLC (0~70°C)	SQF-S25M8-2T-VAC
SQF 2.5 SATA SSD 830V 64G MLC (-40~85°C)	SQF-S25M8-64G-VAE
SQF 2.5 SATA SSD 830V 128G MLC (-40~85°C)	SQF-S25M8-128G-VAE
SQF 2.5 SATA SSD 830V 256G MLC (-40~85°C)	SQF-S25M8-256G-VAE
SQF 2.5 SATA SSD 830V 512G MLC (-40~85°C)	SQF-S25M8-512G-VAE
SQF 2.5 SATA SSD 830V 1T MLC (-40~85°C)	SQF-S25M8-1T-VAE
SQF 2.5 SATA SSD 830V 2T MLC (-40~85°C)	SQF-S25M8-2T-VAE

REV 1.0 Page 25 of 25 Dec 15, 2017