

# Advantech

## **AQD-D4U4GN32-SP1**

### Datasheet

Rev. 1.0

2021-09-29

## Description

DDR4 U-DIMMs are high-speed and low power memory modules that use 512Mx16bits DDR4 SDRAM in FBGA package and a 4K-bit serial EEPROM on a 260-pin printed circuit board. DDR4 U-DIMMs are dual In-Line memory modules and are intended for mounting into 288-pin edge connector sockets.

The synchronous design allows precise cycle control with the use of system clock. Data I/O transactions are possible on both edges of DQS. The large range of operation frequencies and programmable latencies allow the same device to be useful for a variety of high bandwidth and high performance memory system applications.


## Features

- RoHS compliant
- JEDEC standard 1.2V ± 0.06V power supply
- VDDQ=1.2V ± 0.06V
- Clock Freq: 1600MHZ for 3200Mb/s/Pin.
- Programmable CAS Latency:  
10,11,12,13,14,15,16,17,18,19,20,22,24
- Programmable Additive Latency (Posted /CAS):  
0,CL-2 or CL-1 clock
- Programmable /CAS Write Latency (CWL)  
= 16, 20(DDR4-3200)
- 8 bit pre-fetch
- Burst Length: 4, 8
- Bi-directional Differential Data-Strobe
- On Die Termination with ODT pin
- Serial presence detect with EEPROM
- On DIMM Thermal Sensor
- Asynchronous reset
- 30  $\mu$  Golden finger
- Embedded Anti-sulfur resistor

## Pin Identification

Symbol	Function
A0–A15	SDRAM address bus
BG0, BG1	SDRAM bank group select
RAS_n	SDRAM row address strobe
CAS_n	SDRAM column address strobe
WE_n	SDRAM write enable
CS0_n, CS1_n	DIMM Rank Select Lines
CKE0, CKE1	SDRAM clock enable lines
ODT0, ODT1	SDRAM on-die termination control lines
ACT_n	SDRAM activate
DQ0–DQ63	DIMM memory data bus
CB0–CB7	DIMM ECC check bits
DM_n/DBI_n/	Input data mask and data bus inversion
DQS0_t–DQS8_t	SDRAM data strobes (positive line of differential pair)
DQS0_c–DQS8_c	SDRAM data strobes (negative line of differential pair)
CK0_t, CK1_t	SDRAM clocks (positive line of differential pair)
CK0_c, CK1_c	SDRAM clocks (negative line of differential pair)
PARITY	SDRAM parity input
VDD	SDRAM I/O and core power supply
VREFCA	SDRAM command/address reference supply
VSS	Power supply return (ground)
VDDSPD	Serial SPD EEPROM positive power supply
SCL	I2C serial bus clock for EEPROM
SDA	I2C serial bus data line for EEPROM
SA0–SA2	I2C slave address select for EEPROM
ALERT_n	SDRAM ALERT_n
VPP	SDRAM Supply
RESET_n	Set DRAMs to a Known State
EVENT_n	SPD signals a thermal event has occurred
VTT	SDRAM I/O termination supply
RFU	Reserved for future use
NC	No Connection
NF	No function

## Dimensions (Unit: millimeter)




Note:1. Tolerances on all dimensions +/-0.15mm unless otherwise specified.

**Pin Assignments**

<b>Pin No</b>	<b>Pin Name</b>										
01	NC	49	NC	97	DQ32	145	NC	193	VSS	241	VSS
02	VSS	50	VSS	98	VSS	146	VREFCA	194	NC	242	DQ33
03	DQ4	51	NC	99	NC	147	VSS	195	VSS	243	VSS
04	VSS	52	NC	100	NC	148	DQ5	196	DQS8_c	244	DQS4_c
05	DQ0	53	VSS	101	VSS	149	VSS	197	DQS8_t	245	DQS4_t
06	VSS	54	NC	102	DQ38	150	DQ1	198	VSS	246	VSS
07	NC	55	VSS	103	VSS	151	VSS	199	NC	247	DQ39
08	NC	56	NC	104	DQ34	152	DQS0_c	200	VSS	248	VSS
09	VSS	57	VSS	105	VSS	153	DQS0_t	201	NC	249	DQ35
10	DQ6	58	RESET_n	106	DQ44	154	VSS	202	VSS	250	VSS
11	VSS	59	VDD	107	VSS	155	DQ7	203	CKE1	251	DQ45
12	DQ2	60	CKE0	108	DQ40	156	VSS	204	VDD	252	VSS
13	VSS	61	VDD	109	VSS	157	DQ3	205	RFU	253	DQ41
14	DQ12	62	ACT_n	110	NC	158	VSS	206	VDD	254	VSS
15	VSS	63	BG0	111	NC	159	DQ13	207	BG1	255	DQS5_c
16	DQ8	64	VDD	112	VSS	160	VSS	208	ALERT_n	256	DQS5_t
17	VSS	65	A12/BC_n	113	DQ46	161	DQ9	209	VDD	257	VSS
18	NC	66	A9	114	VSS	162	VSS	210	A11	258	DQ47
19	NC	67	VDD	115	DQ42	163	DQS1_c	211	A7	259	VSS
20	VSS	68	A8	116	VSS	164	DQS1_t	212	VDD	260	DQ43
21	DQ14	69	A6	117	DQ52	165	VSS	213	A5	261	VSS
22	VSS	70	VDD	118	VSS	166	DQ15	214	A4	262	DQ53
23	DQ10	71	A3	119	DQ48	167	VSS	215	VDD	263	VSS
24	VSS	72	A1	120	VSS	168	DQ11	216	A2	264	DQ49
25	DQ20	73	VDD	121	NC	169	VSS	217	VDD	265	VSS
26	VSS	74	CK0_t	122	NC	170	DQ21	218	CK1_t	266	DQS6_c
27	DQ16	75	CK0_c	123	VSS	171	VSS	219	CK1_c	267	DQS6_t
28	VSS	76	VDD	124	DQ54	172	DQ17	220	VDD	268	VSS
29	NC	77	VTT	125	VSS	173	VSS	221	VTT	269	DQS5
30	NC	78	EVENT_n	126	DQ50	174	DQS2_c	222	PARITY	270	VSS
31	VSS	79	A0	127	VSS	175	DQS2_t	223	VDD	271	DQ51
32	DQ22	80	VDD	128	DQ60	176	VSS	224	BA1	272	VSS
33	VSS	81	BA0	129	VSS	177	DQ23	225	A10/AP	273	DQ61
34	DQ18	82	RAS_n/A16	130	DQ56	178	VSS	226	VDD	274	VSS
35	VSS	83	VDD	131	VSS	179	DQ19	227	RFU	275	DQ57
36	DQ28	84	CS0_n	132	NC	180	VSS	228	WE_n/A14	276	VSS
37	VSS	85	VDD	133	NC	181	DQ29	229	VDD	277	DQS7_c
38	DQ24	86	CAS_n/A15	134	VSS	182	VSS	230	NC	278	DQS7_t
39	VSS	87	ODT0	135	DQ62	183	DQ25	231	VDD	279	VSS
40	NC	88	VDD	136	VSS	184	VSS	232	A13	280	DQ63
41	NC	89	CS1_n	137	DQ58	185	DQS3_c	233	VDD	281	VSS
42	VSS	90	VDD	138	VSS	186	DQS3_t	234	NC	282	DQ59
43	DQ30	91	ODT1	139	SA0	187	VSS	235	NC	283	VSS
44	VSS	92	VDD	140	SA1	188	DQ31	236	VDD	284	VDDSPD
45	DQ26	93	NC	141	SCL	189	VSS	237	NC	285	SDA
46	VSS	94	VSS	142	VPP	190	DQ27	238	SA2	286	VPP
47	NC	95	DQ36	143	VPP	191	VSS	239	VSS	287	VPP
48	VSS	96	VSS	144	RFU	192	NC	240	DQ37	288	VPP

Note:

1. VPP is 2.5V DC.
2. Pin 230 is defined as NC for UDIMMs, RDIMMs and LRDIMMs. Pin 230 is defined as SAVE\_n for NVDIMMs.
3. Pins 1 and 145 are defined as NC for UDIMMs, RDIMMs and LRDIMMs. Pins 1 and 145 are defined as 12V for Hybrid /NVDIMM
4. The 5th VPP is required on all modules, DIMMs.

**Block Diagram****4GB, 512Mx64 Module (1 Rank x16)**

This technical information is based on industry standard data and tests believed to be reliable. However, Transcend makes no warranties, either expressed or implied, as to its accuracy and assume no liability in connection with the use of this product. Transcend reserves the right to make changes in specifications at any time without prior notice.

**Operating Temperature Condition**

Parameter	Symbol	Rating	Unit	Note
Operating Temperature	TOPER	0 to 85	°C	1,2

Note: 1. Operating Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.  
 2. At 0 - 85°C, operation temperature range is the temperature which all DRAM specification will be supported.

**Absolute Maximum DC Ratings**

Parameter	Symbol	Value	Unit	Note
Voltage on VDD relative to Vss	VDD	-0.3 ~ 1.5	V	1
Voltage on VDDQ pin relative to Vss	VDDQ	-0.3 ~ 1.5	V	1
Voltage on VPP pin relative to Vss	VPP	-0.3 ~ 3.0	V	3
Voltage on any pin relative to Vss	VIN, VOUT	-0.3 ~ 1.5	V	1
Storage temperature	TSTG	-55~+100	°C	1,2

Note: 1. Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.  
 2. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.  
 3. VPP must be equal or greater than VDD/VDDQ at all times.

**AC & DC Operating Conditions****Recommended DC operating conditions (SSTL –1.5)**

Parameter	Symbol	Rating			Unit	Notes
		Min	Typ.	Max		
Supply voltage	VDD	1.14	1.2	1.26	V	1, 2
Supply voltage for Output	VDDQ	1.14	1.2	1.26	V	1, 2
Wordline supply voltage	VPP	2.375	2.5	2.75	V	3

Note: 1. Under all conditions VDDQ must be less than or equal to VDD.  
 2. VDDQ tracks with VDD, AC parameters are measured with VDD and VDDQ tied together.  
 3. DC bandwidth is limited to 20MHz

**Single-ended AC & DC input levels for Command and Address**

Parameter	Symbol	DDR4-2666/2933/3200		Unit	Note
		Min	Max		
I/O Reference Voltage (CMD/ADD)	VREFCA(DC)	0.49*VDDQ	0.51*VDDQ	V	1,2
DC Input Logic High	VIH(DC)	VREF+0.065	VDD	V	
DC Input Logic Low	VIL(DC)	VSS	VREF-0.065	V	
AC Input Logic High	VIH(AC)	VREF+0.09	Note 1	V	
AC Input Logic Low	VIL(AC)	Note 1	VREF-0.09	V	

Note: 1. The AC peak noise on VREFCA may not allow VREFCA to deviate from VREFCA(DC) by more than  $\pm 1\%$  VDD (for reference: approx.  $\pm 12\text{mV}$ )  
 2. For reference: approx.  $\text{VDD}/2 \pm 12\text{mV}$

**Differential AC and DC Input Levels**

Parameter	Symbol	DDR4-3200		Unit	Note
		Min	Max		
differential input high DC	VIHdiff(DC)	+0.110	NOTE 3	V	1
differential input low DC	VILdiff(DC)	NOTE 3	-0.110	V	1
differential input high AC	VIHdiff(AC)	2 x (VIH(AC) - VREF)	NOTE 3	V	2
differential input low AC	VILdiff(AC)	NOTE 3	2 x (VIL(AC) - VREF)	V	2

Note: 1. Used to define a differential signal slew-rate.  
 2. For CK\_t - CK\_c use VIH.CA/VIL.CA(AC) of ADD/CMD and VREFCA;  
 3. These values are not defined; however, the differential signals CK\_t - CK\_c, need to be within the respective limits (VIH.CA(DC) max, VIL.CA(DC)min) for single-ended signals as well as the limitations for overshoot and undershoot.

**Single-ended AC & DC output levels**

Parameter	Symbol	DDR4-2133/2400/2666/2933/3200	Unit	Note
DC output high measurement level	VOH(DC)	1.1 x VDDQ	V	
DC output mid measurement level	VOM(DC)	0.8 x VDDQ	V	
DC output low measurement level	VOL(DC)	0.5 x VDDQ	V	
AC output high measurement level	VOH(AC)	(0.7 + 0.15) x VDDQ	V	1
AC output low measurement level	VOL(AC)	(0.7 - 0.15) x VDDQ	V	1

Note: 1. The swing of  $\pm 0.15 \times VDDQ$  is based on approximately 50% of the static single-ended output peak-to-peak swing with a driver impedance of  $RZQ/7\Omega$  and an effective test load of  $50\Omega$  to  $VTT = VDDQ$ .

**Differential AC & DC output levels**

Parameter	Symbol	DDR4-2133/2400/2666/2933/3200	Unit	Note
AC differential output high measurement level	VOHdiff(AC)	+0.3 x VDDQ	V	1
AC differential output low measurement level	VOLDiff(AC)	-0.3 x VDDQ	V	1

Note: 1. The swing of  $\pm 0.3 \times VDDQ$  is based on approximately 50% of the static differential output peak-to-peak swing with a driver impedance of  $RZQ/7\Omega$  and an effective test load of  $50\Omega$  to  $VTT = VDDQ$  at each of the differential outputs.

**IDD Specification parameters Definition**

(IDD values are for full operating range of Voltage and Temperature)

**4GB, 512Mx64 Module (1 Rank x16)**

Parameter	Symbol	DDR4 3200 CL22	Unit
<b>Operating One bank Active-Precache current;</b> tCK = tCK(IDD), tRC = tRC(IDD), tRAS = tRASmin(IDD); CKE is HIGH, /CS is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING	IDD0	168	mA
<b>Operating One bank Active-read-Precache current;</b> IOUT = 0mA; BL = 8, CL = CL(IDD), AL = 0; tCK = tCK(IDD), tRC = tRC (IDD), tRAS = tRASmin(IDD), tRCD = tRCD(IDD); CKE is HIGH, /CS is HIGH between valid commands; Address bus inputs are SWITCHING; Data pattern is same as IDD4W	IDD1	188	mA
<b>Precharge power-down current;</b> All banks idle; tCK = tCK(IDD); CKE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING	IDD2P	52	mA
<b>Precharge quiet standby current;</b> All banks idle; tCK = tCK(IDD); CKE is HIGH, /CS is HIGH; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING	IDD2Q	80	mA
<b>Precharge standby current;</b> All banks idle; tCK = tCK(IDD); CKE is HIGH, /CS is HIGH; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING	IDD2N	80	mA
<b>Active power - down current;</b> All banks open; tCK = tCK(IDD); CKE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING	IDD3P	84	mA
<b>Active standby current;</b> All banks open; tCK = tCK(IDD), tRAS = tRASmax(IDD), tRP = tRP(IDD); CKE is HIGH, /CS is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING	IDD3N	120	mA
<b>Operating burst read current;</b> All banks open, Continuous burst reads, IOUT = 0mA; BL = 4, CL = CL(IDD), AL = 0; tCK = tCK(IDD), tRAS = tRASmax(IDD), tRP = tRP(IDD); CKE is HIGH, /CS is HIGH between valid commands; Address bus inputs are SWITCHING; Data pattern is same as IDD4W	IDD4R	780	mA
<b>Operating burst write current;</b> All banks open, Continuous burst writes; BL = 8, CL = CL(IDD), AL = 0; tCK = tCK(IDD), tRAS = tRASmax(IDD), tRP = tRP(IDD); CKE is HIGH, /CS is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING	IDD4W	600	mA
<b>Burst refresh current;</b> tCK = tCK(IDD); Refresh command at every tRFC(IDD) interval; CKE is HIGH, /CS is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING	IDD5	940	mA
<b>Self refresh current;</b> CK and /CK at 0V; CKE = 0.2V; Other control and address bus inputs are FLOATING; Data bus inputs are FLOATING	IDD6	88	mA
<b>Operating bank interleave read current;</b> All bank interleaving reads, IOUT = 0mA; BL = 8, CL = CL(IDD), AL = tRCD(IDD)-1*tCK(IDD); tCK = tCK(IDD), Trc = tRC(IDD), tRRD = tRRD(IDD), tRCD = 1*tCK(IDD); CKE is HIGH, CS is HIGH between valid commands; Address bus inputs are STABLE during DESELECTs; Data pattern is same as IDD4R;	IDD7	824	mA

Note: Module IDD was calculated on the specific brand DRAM(3Xnm) component IDD and can be differently measured according to DQ loading capacitor.

**Timing Parameters & Specifications**

Speed		DDR4 3200		Unit
Parameter	Symbol	Min	Max	
Average Clock Period	tCK(avg)	0.625	<0.682	ns
Average high pulse width	tCH(avg)	0.48	0.52	tCK(avg)
Average low pulse width	tCL(avg)	0.48	0.52	tCK(avg)
Command and Address setup time to CK_t, CK_c referenced to Vih(ac) / Vil(ac) levels	tIS(base)	40	-	ps
Command and Address setup time to CK_t, CK_c referenced to Vref levels	tIS(Vref)	130	-	ps
Command and Address hold time to CK_t, CK_c referenced to Vih(dc) / Vil(dc) levels	tIH(base)	65	-	ps
Command and Address hold time to CK_t, CK_c referenced to Vref levels	tIH(Vref)	130	-	ps
Control and Address Input pulse width for each input	tIPW	340	-	ps
CAS_n to CAS_n command delay for same bank group	tCCD_L	max(5 nCK, 5 ns)	-	nCK
CAS_n to CAS_n command delay for different bank group	tCCD_S	4	-	nCK
ACTIVATE to ACTIVATE Command delay to different bank group for 2KB page size	tRRD_S(2K)	Max(4nCK, 5.3ns)	-	nCK
ACTIVATE to ACTIVATE Command delay to different bank group for 2KB page size	tRRD_S(1K)	Max(4nCK, 2.5ns)	-	nCK
ACTIVATE to ACTIVATE Command delay to different bank group for 1/2KB page size	tRRD_S(1/2K)	Max(4nCK, 2.5ns)	-	nCK
ACTIVATE to ACTIVATE Command delay to same bank group for 2KB page size	tRRD_L(2K)	Max(4nCK, 6.4ns)	-	nCK
ACTIVATE to ACTIVATE Command delay to same bank group for 1KB page size	tRRD_L(1K)	Max(4nCK, 4.9ns)	-	nCK
ACTIVATE to ACTIVATE Command delay to same bank group for 1/2KB page size	tRRD_L(1/2K)	Max(4nCK, 4.9ns)	-	nCK
Four activate window for 2KB page size	tFAW_2K	Max (28nCK,30ns)	-	ns
Four activate window for 1KB page size	tFAW_1K	Max(20nCK, 21ns)	-	ns
Four activate window for 1/2KB page size	tFAW_1/2K	Max(16nCK, 10ns)	-	ns
Delay from start of internal write transaction to internal read command for different bank group	tWTR_S	max (2nCK, 2.5ns)	-	ns
Delay from start of internal write transaction to internal read command for same bank group	tWTR_L	max (4nCK,7.5ns)	-	ns

Internal READ Command to PRECHARGE Command delay	tRTP	max (4nCK,7.5ns)	-	ns
WRITE recovery time	tWR	15	-	ns
DLL locking time	tDLLK	1024	-	nCK
Mode Register Set command cycle time	tMRD	8	-	nCK
Auto precharge write recovery + precharge time	tDAL(min)	Programmed WR + roundup ( tRP / tCK(avg) )		nCK
CS_n to Command Address Latency	tCAL	Max(3 nCK, 3.748 ns)	-	nCK
DQS_t,DQS_c to DQ skew, per group, per access	tDQSQ	-	0.20	tCK(avg)/2
DQ output hold time per group, per access from DQS_t,DQS_c	tQH	0.70	-	tCK(avg)/2
DQ low impedance time from CK_t, CK_c	tLZ(DQ)	-250	160	ps
DQ high impedance time from CK_t, CK_c	tHZ(DQ)	-	160	ps
DQS_t, DQS_c differential READ Preamble (1 clock preamble)	tRPRE	0.9	NOTE 44	tCK
DQS_t, DQS_c differential READ Postamble	tRPST	0.33	NOTE 45	tCK
DQS_t,DQS_c differential output high time	tQSH	0.4	-	tCK
DQS_t,DQS_c differential output low time	tQLS	0.4	-	tCK
DQS_t, DQS_c differential WRITE Preamble (1 clock preamble)	tWPRE	0.9	-	tCK
DQS_t, DQS_c differential WRITE Postamble	tWPST	0.33	-	tCK
DQS_t and DQS_c low-impedance time (Referenced from RL-1)	tLZ(DQS)	-250	160	ps
DQS_t and DQS_c high-impedance time (Referenced from RL+BL/2)	tHZ(DQS)	-	160	ps
DQS_t, DQS_c differential input low pulse width	tDQSL	0.46	0.54	tCK
DQS_t, DQS_c differential input high pulse width	tDQSH	0.46	0.54	tCK
DQS_t, DQS_c rising edge to CK_t, CK_c rising edge (1 clock preamble)	tDQSS	-0.27	0.27	tCK
DQS_t, DQS_c falling edge setup time to CK_t, CK_c rising edge	tDSS	0.18	-	tCK
DQS_t, DQS_c falling edge hold time from CK_t, CK_c rising edge	tDSH	0.18	-	tCK
Power-up and RESET calibration time	tZQinit	1024	-	nCK
Normal operation Full calibration time	tZQoper	512	-	nCK
Normal operation Short calibration time	tZQCS	128	-	nCK
Exit Reset from CKE HIGH to a valid	tXPR	max (5nCK,tRFC(	-	nCK

command		min)+10ns)		
Exit Self Refresh to commands not requiring a locked DLL	tXS	tRFC(min)+10 ns	-	nCK
Exit Self Refresh to commands requiring a locked DLL	tXSDL	tDLLK(min)	-	nCK
Minimum CKE low width for Self refresh entry to exit timing	tCKESR	tCKE(min)+ 1nCK	-	nCK
Exit Power Down with DLL on to any valid command; Exit Precharge Power Down with DLL frozen to commands not requiring a locked DLL	tXP	max (4nCK,6ns)	-	nCK
CKE minimum pulse width	tCKE	max (3nCK, 5ns)	-	nCK
Asynchronous RTT turn-on delay (Power-Down with DLL frozen)	tAONAS	1.0	9.0	ns
Asynchronous RTT turn-off delay (Power-Down with DLL frozen)	tAOFAS	1.0	9.0	ns
RTT dynamic change skew	tADC	0.26	0.74	tCK(avg)
tRFC1 (min)	2Gb	160	-	ns
	4Gb	260	-	ns
	8Gb	350	-	ns
	16Gb	550 (default)	-	ns
		450 (optional-1)		ns
		350 (optional-2)		ns
tRFC2 (min)	2Gb	110	-	ns
	4Gb	160	-	ns
	8Gb	260	-	ns
	16Gb	350 (default)	-	ns
		350 (optional-1)		ns
		260 (optional-2)		ns
tRFC4 (min)	2Gb	90	-	ns
	4Gb	110	-	ns
	8Gb	160	-	ns
	16Gb	260 (default)	-	ns
		260 (optional-1)		ns
		160 (optional-2)		ns

Note 44: The maximum read preamble is between tLZ(DQS)min and tDQSCK(max)

Note:45: DQ falling signal middle-point of transferring from High to Low to first rising edge of DQS diff-signal cross-point

**SERIAL PRESENCE DETECT SPECIFICATION****AQD-D4U4GN32-SP1 Serial Presence Detect**

<b>Byte No.</b>	<b>Function Described</b>	<b>Standard Specification</b>	<b>Vendor Part</b>
0	Number of Serial PD Bytes Written / SPD Device Size	SPD bytes used: 512 bytes SPD bytes total: 512 bytes	24
1	SPD Revision	Revision 1.3	13
2	DRAM Device Type	DDR4 SDRAM	0C
3	Module Type	UDIMM	02
4	SDRAM Density and Banks	8 Gb, 8 banks	45
5	SDRAM Addressing	Row: 16, Column: 10	21
6	Primary SDRAM Package Type	Monolithic Single die Not specified	00
7	SDRAM Optional Features	Unlimited MAC	08
8	SDRAM Thermal and Refresh Options	Reserved	00
9	Other SDRAM Optional Features	Post package repair supported Soft PPR supported	60
10	Secondary SDRAM Package Type	-	00
11	Module Nominal Voltage, VDD	1.2V	03
12	Module Organization	1 Rank x 16 bits	02
13	Module Memory Bus Width	Non-ECC, 64 bits	03
14	Module Thermal Sensor	Not incorporated	00
15	Extended Module Type	Reserved	00
16	Reserved	-	00
17	Timebases	MTB = 125 ps FTB = 1 ps	00
18	SDRAM Minimum Cycle Time (tCKAVGmin)	0.625 ns	05
19	SDRAM Maximum Cycle Time (tCKAVGmax)	1.625 ns	0D
20-23	CAS Latencies Supported	10 11 12 13 14 15 16 17 18 19 20 22 24	F8 BF 02 00
24	Minimum CAS Latency Time (tAAmin)	13.75 ns	6E
25	Minimum RAS to CAS Delay Time (tRCDmin)	13.75 ns	6E
26	Minimum Row Precharge Delay Time (tRPmin)	13.75 ns	6E
27	Upper Nibbles for tRASmin and tRCmin	See bytes 28, 29	11
28	Minimum Active to Precharge Delay Time (tRASmin), Least Significant Byte	32 ns	00
29	Minimum Active to Active/Refresh Delay Time (tRCmin), Least Significant Byte	45.75 ns	6E
30-31	Minimum Refresh Recovery Delay Time (tRFC1min)	350 ns	F0 0A
32-33	Minimum Refresh Recovery Delay Time (tRFC2min)	260 ns	20 08
34-35	Minimum Refresh Recovery Delay Time (tRFC4min)	160 ns	00 05
36-37	Minimum Four Activate Window Delay Time	30 ns	00 F0

	(tFAWmin)		
38	Minimum Activate to Activate Delay Time (tRRD_Smin), different bank group	5.375 ns	2B
39	Minimum Activate to Activate Delay Time (tRRD_Lmin), same bank group	6.5 ns	34
40	Minimum CAS to CAS Delay Time (tCCD_Lmin), same bank group	5 ns	28
41-42	Minimum Write Recovery Time(tWRmin)	15 ns	00 78
43	Upper Nibbles for tWTRmin	See bytes 44, 45	00
44	Minimum Write to Read Time(tWTR_Smin), different bank group	2.5 ns	14
45	Minimum Write to Read Time(tWTR_Lmin), same bank group	7.5 ns	3C
46-59	Reserved	-	00
60	Connector to SDRAM Bit Mapping	3 1 2 0	16
61	Connector to SDRAM Bit Mapping	7 5 6 4	36
62	Connector to SDRAM Bit Mapping	1 3 2 0	0C
63	Connector to SDRAM Bit Mapping	7 5 4 6	35
64	Connector to SDRAM Bit Mapping	3 1 2 0	16
65	Connector to SDRAM Bit Mapping	7 5 6 4	36
66	Connector to SDRAM Bit Mapping	1 3 2 0	0C
67	Connector to SDRAM Bit Mapping	7 5 4 6	35
68	Connector to SDRAM Bit Mapping	-	00
69	Connector to SDRAM Bit Mapping	-	00
70	Connector to SDRAM Bit Mapping	3 1 2 0	16
71	Connector to SDRAM Bit Mapping	7 5 6 4	36
72	Connector to SDRAM Bit Mapping	1 3 2 0	0C
73	Connector to SDRAM Bit Mapping	7 5 4 6	35
74	Connector to SDRAM Bit Mapping	3 1 2 0	16
75	Connector to SDRAM Bit Mapping	7 5 6 4	36
76	Connector to SDRAM Bit Mapping	1 3 2 0	0C
77	Connector to SDRAM Bit Mapping	7 5 4 6	35
78-116	Reserved	-	00
117	Fine Offset for Minimum CAS to CAS Delay Time (tCCD_Lmin), same bank group	0 ps	00
118	Fine Offset for Minimum Activate to Activate Delay Time (tRRD_Lmin), same bank group	-100 ps	9C
119	Fine Offset for Minimum Activate to Activate Delay Time (tRRD_Smin), different bank group	-75 ps	B5
120	Fine Offset for Minimum Active to Active/Refresh Delay Time (tRCmin)	0 ps	00
121	Fine Offset for Minimum Row Precharge Delay Time (tRPmin)	0 ps	00
122	Fine Offset for Minimum RAS to CAS Delay Time (tRCDmin)	0 ps	00

123	Fine Offset for Minimum CAS Latency Time (tAmin)	0 ps	00					
124	Fine Offset for SDRAM Maximum Cycle Time (tCKAVGmax)	-25 ps	E7					
125	Fine Offset for SDRAM Minimum Cycle Time (tCKAVGmin)	0 ps	00					
126-127	CRC for Base Configuration Section	CRC for bytes 0-125	FF 70					
128	Raw Card Extension, Module Nominal Height	31 < Height ≤ 32 mm	11					
129	Module Maximum Thickness	1 < Front ≤ 2 mm Back ≤ 1 mm	01					
130	Reference Raw Card Used	R/C C0	02					
131	Address Mapping from Edge Connector to DRAM	Standard	00					
132-253	Reserved	-	00					
254-255	Cyclical Redundancy Code (CRC) for SPD Block 1	CRC for bytes 128-253	33 17					
256-319	Reserved	-	00					
320-321	Module Manufacturers ID Code	Transcend Information	01 4F					
322	Module Manufacturing Location	Taipei	54					
323-324	Module Manufacturing Date	Year, Week	Variable					
325-328	Module Serial Number	By Manufacturer	Variable					
329-348	Module Part Number	AQD-D4U4GN32-SP1	41	51	44	2D	44	
			34	55	34	47	4E	
			33	32	2D	53	50	
			31	20	20	20	20	
349	Module Revision Code	-	00					
350-351	DRAM Manufacturer ID Code	By Manufacturer	Variable					
352	DRAM Stepping	Stepping information not provided	Variable					
353-381	Manufacturer Specific Data	By Manufacturer	Variable					
382-383	Reserved	-	00					
384-551	End User Programmable	By Manufacturer	Variable					